HomeSort by relevance Sort by last modified time
    Searched refs:BasePtr (Results 1 - 25 of 31) sorted by null

1 2

  /external/llvm/lib/Target/SystemZ/
SystemZRegisterInfo.cpp 71 unsigned BasePtr = getFrameRegister(MF);
77 MI->getOperand(FIOperandNum).ChangeToRegister(BasePtr, /*isDef*/ false);
87 MI->getOperand(FIOperandNum).ChangeToRegister(BasePtr, false);
109 MI->getOperand(FIOperandNum).ChangeToRegister(BasePtr, false);
117 .addReg(BasePtr).addImm(HighOffset).addReg(0);
123 .addReg(ScratchReg, RegState::Kill).addReg(BasePtr);
  /external/llvm/lib/Target/X86/
X86RegisterInfo.h 52 /// BasePtr - X86 physical register used as a base ptr in complex stack
55 unsigned BasePtr;
126 unsigned getBaseRegister() const { return BasePtr; }
X86RegisterInfo.cpp 81 BasePtr = Is64Bit ? X86::RBX : X86::ESI;
437 return MRI->canReserveReg(BasePtr);
478 unsigned BasePtr;
483 BasePtr = (FrameIndex < 0 ? FramePtr : getBaseRegister());
485 BasePtr = (FrameIndex < 0 ? FramePtr : StackPtr);
487 BasePtr = StackPtr;
489 BasePtr = (TFI->hasFP(MF) ? FramePtr : StackPtr);
493 MI.getOperand(FIOperandNum).ChangeToRegister(BasePtr, false);
507 assert(BasePtr == FramePtr && "Expected the FP as base register");
X86FrameLowering.cpp 465 unsigned BasePtr = RegInfo->getBaseRegister();
808 BuildMI(MBB, MBBI, DL, TII.get(Opc), BasePtr)
    [all...]
  /external/chromium_org/third_party/webrtc/voice_engine/test/auto_test/
voe_stress_test.cc 121 VoEBase* base = _mgr.BasePtr();
196 VoEBase* base = _mgr.BasePtr();
306 VoEBase* base = _mgr.BasePtr();
392 VoEBase* base = _mgr.BasePtr();
voe_cpu_test.cc 48 VoEBase* base = _mgr.BasePtr();
voe_standard_test.h 138 VoEBase* BasePtr() const {
  /external/llvm/lib/CodeGen/
ShadowStackGC.cpp 68 IRBuilder<> &B, Value *BasePtr,
71 IRBuilder<> &B, Value *BasePtr,
350 ShadowStackGC::CreateGEP(LLVMContext &Context, IRBuilder<> &B, Value *BasePtr,
355 Value* Val = B.CreateGEP(BasePtr, Indices, Name);
363 ShadowStackGC::CreateGEP(LLVMContext &Context, IRBuilder<> &B, Value *BasePtr,
367 Value *Val = B.CreateGEP(BasePtr, Indices, Name);
  /external/llvm/lib/Target/ARM/
ARMBaseRegisterInfo.h 90 /// BasePtr - ARM physical register used as a base ptr in complex stack
93 unsigned BasePtr;
162 unsigned getBaseRegister() const { return BasePtr; }
ARMBaseRegisterInfo.cpp 47 : ARMGenRegisterInfo(ARM::LR, 0, 0, ARM::PC), STI(sti), BasePtr(ARM::R6) {
135 Reserved.set(BasePtr);
361 return MRI->canReserveReg(BasePtr);
Thumb1FrameLowering.cpp 105 unsigned BasePtr = RegInfo->getBaseRegister();
289 AddDefaultPred(BuildMI(MBB, MBBI, dl, TII.get(ARM::tMOVr), BasePtr)
Thumb1RegisterInfo.cpp 581 FrameReg = BasePtr;
  /external/llvm/lib/Target/MSP430/
MSP430RegisterInfo.cpp 116 unsigned BasePtr = (TFI->hasFP(MF) ? MSP430::FPW : MSP430::SPW);
137 MI.getOperand(FIOperandNum).ChangeToRegister(BasePtr, false);
154 MI.getOperand(FIOperandNum).ChangeToRegister(BasePtr, false);
  /external/llvm/lib/CodeGen/SelectionDAG/
LegalizeVectorTypes.cpp     [all...]
DAGCombiner.cpp     [all...]
  /external/llvm/lib/Target/XCore/
XCoreISelLowering.cpp 439 SDValue BasePtr = LD->getBasePtr();
445 if (DAG.isBaseWithConstantOffset(BasePtr) &&
446 isWordAligned(BasePtr->getOperand(0), DAG)) {
447 SDValue NewBasePtr = BasePtr->getOperand(0);
448 Offset = cast<ConstantSDNode>(BasePtr->getOperand(1))->getSExtValue();
452 if (TLI.isGAPlusOffset(BasePtr.getNode(), GV, Offset) &&
455 BasePtr->getValueType(0));
463 BasePtr, LD->getPointerInfo(), MVT::i16,
465 SDValue HighAddr = DAG.getNode(ISD::ADD, DL, MVT::i32, BasePtr,
481 // Lower to a call to __misaligned_load(BasePtr)
    [all...]
  /external/llvm/lib/Transforms/Scalar/
LoopIdiomRecognize.cpp     [all...]
SROA.cpp     [all...]
  /external/chromium_org/third_party/mesa/src/src/gallium/drivers/radeon/
SIISelLowering.cpp 348 ConstantSDNode *BasePtr = dyn_cast<ConstantSDNode>(Ptr->getBasePtr());
349 assert(BasePtr);
364 uint64_t Index = BasePtr->getZExtValue();
  /external/mesa3d/src/gallium/drivers/radeon/
SIISelLowering.cpp 348 ConstantSDNode *BasePtr = dyn_cast<ConstantSDNode>(Ptr->getBasePtr());
349 assert(BasePtr);
364 uint64_t Index = BasePtr->getZExtValue();
  /external/clang/lib/AST/
CXXInheritance.cpp 105 const void *BasePtr = static_cast<const void*>(Base->getCanonicalDecl());
107 const_cast<void *>(BasePtr),
  /external/llvm/lib/Analysis/
ConstantFolding.cpp 793 APInt BasePtr(BitWidth, 0);
797 BasePtr = Base->getValue().zextOrTrunc(BitWidth);
801 if (Ptr->isNullValue() || BasePtr != 0) {
802 Constant *C = ConstantInt::get(Ptr->getContext(), Offset + BasePtr);
    [all...]
  /external/clang/lib/CodeGen/
CGClass.cpp 617 llvm::Type *BasePtr = ConvertType(BaseElementTy);
618 BasePtr = llvm::PointerType::getUnqual(BasePtr);
620 BasePtr);
    [all...]
  /external/llvm/lib/Target/R600/
AMDGPUISelLowering.cpp     [all...]
SIISelLowering.cpp 294 SDValue BasePtr = DAG.getCopyFromReg(Chain, DL,
296 SDValue Ptr = DAG.getNode(ISD::ADD, DL, MVT::i64, BasePtr,
    [all...]

Completed in 663 milliseconds

1 2