/hardware/intel/common/omx-components/videocodec/libvpx_internal/libvpx/vp9/common/arm/neon/ |
vp9_mb_lpf_neon.asm | 38 sub r8, r0, r1, lsl #3 ; move src pointer down by 8 lines 64 sub r8, r0, r1, lsl #1 79 sub r8, r0, r1, lsl #1 92 sub r8, r0, r1, lsl #3 157 sub r0, r0, r1, lsl #3
|
/external/valgrind/main/none/tests/arm/ |
v6media.stdout.exp | [all...] |
/art/runtime/arch/ |
stub_test.cc | 153 "movk x0, #0xebad, lsl #16\n\t" 154 "movk x0, #0xfad0, lsl #32\n\t" 155 "movk x0, #0xebad, lsl #48\n\t" 187 "movk x1, #0xebad, lsl #16\n\t" 188 "movk x1, #0xfad0, lsl #32\n\t" 189 "movk x1, #0xebad, lsl #48\n\t" 379 "movk x0, #0xebad, lsl #16\n\t" 380 "movk x0, #0xfad0, lsl #32\n\t" 381 "movk x0, #0xebad, lsl #48\n\t" 412 "movk x1, #0xebad, lsl #16\n\t [all...] |
/external/chromium_org/third_party/openmax_dl/dl/sp/src/arm/neon/ |
armSP_FFTInv_CCSToR_S16_preTwiddleRadix2_unsafe_s.S | 129 MOV step,N,LSL #1 @ step = N/2 * 4 bytes 148 MOV step1,size,LSL #1 @ step1 = N/4 * 4 = N/2*2 bytes 268 MOV step1,size,LSL #1 @ step1 = N/4 * 4 = N/2*2 bytes
|
omxSP_FFTInv_CCSToR_F32_Sfs_s.S | 181 ADD pSrc,pOut,N,LSL #3 @// set pSrc as pOut1
|
/external/libhevc/common/arm64/ |
ihevc_intra_pred_luma_vert.s | 107 lsl x5, x4, #1 //2nt 123 lsl x11, x3, #2 190 lsl x5, x3, #3 //8*stride
|
ihevc_itrans_recon_16x16.s | 150 lsl x6, x6, #1 // x sizeof(word16) 151 add x9,x0,x6, lsl #1 // 2 rows 153 add x10,x6,x6, lsl #1 // 3 rows 154 add x5,x6,x6,lsl #2 180 add x5,x5,x6,lsl #3 192 add x5,x5,x6,lsl #3 206 add x5,x5,x6,lsl #3 739 add x4,x2,x8, lsl #1 // x4 = x2 + pred_strd * 2 => x4 points to 3rd row of pred data 740 add x5,x8,x8, lsl #1 // 741 // add x0,x3,x7, lsl #1 @ x0 points to 3rd row of dest dat [all...] |
ihevc_itrans_recon_8x8.s | 161 lsl x6, x6, #1 // x sizeof(word16) 162 add x9,x0,x6, lsl #1 // 2 rows 164 add x10,x6,x6, lsl #1 // 3 rows 538 add x4,x2,x8, lsl #1 // x4 = x2 + pred_strd * 2 => x4 points to 3rd row of pred data 541 add x5,x8,x8, lsl #1 // 544 add x0,x3,x7, lsl #1 // x0 points to 3rd row of dest data 547 add x10,x7,x7, lsl #1 // 811 add x4,x2,x8, lsl #1 // x4 = x2 + pred_strd * 2 => x4 points to 3rd row of pred dat [all...] |
/external/llvm/lib/Target/ARM/ |
README-Thumb.txt | 101 lsl r2, r0 114 lsl r1, r1, #8 174 lsl r1, r1, #8
|
/external/llvm/test/MC/ARM/ |
arm-memory-instructions.s | 46 ldr r3, [r8, -r2, lsl #15] 56 @ CHECK: ldr r3, [r8, -r2, lsl #15] @ encoding: [0x82,0x37,0x18,0xe7] 85 ldrb r7, [r12, -r1, lsl #15] 94 @ CHECK: ldrb r7, [r12, -r1, lsl #15] @ encoding: [0x81,0x77,0x5c,0xe7] 105 ldrbt r1, [r2], -r6, lsl #12 111 @ CHECK: ldrbt r1, [r2], -r6, lsl #12 @ encoding: [0x06,0x16,0x72,0xe6] 335 str r3, [r4, -r2, lsl #2] 344 @ CHECK: str r3, [r4, -r2, lsl #2] @ encoding: [0x02,0x31,0x04,0xe7] 376 strb r7, [r12, -r3, lsl #5] 385 @ CHECK: strb r7, [r12, -r3, lsl #5] @ encoding: [0x83,0x72,0x4c,0xe7 [all...] |
/external/valgrind/main/none/tests/arm64/ |
fp_and_simd.c | [all...] |
/external/llvm/lib/Target/AArch64/MCTargetDesc/ |
AArch64AddressingModes.h | 34 LSL = 0, 55 case AArch64_AM::LSL: return "lsl"; 76 case 0: return AArch64_AM::LSL; 91 /// shifter: 000 ==> lsl 104 case AArch64_AM::LSL: STEnc = 0; break;
|
/external/llvm/lib/Target/ARM/MCTargetDesc/ |
ARMAddressingModes.h | 30 lsl, enumerator in enum:llvm::ARM_AM::ShiftOpc 49 case ARM_AM::lsl: return "lsl"; 60 case ARM_AM::lsl: return 0; 105 // reg [asr|lsl|lsr|ror|rrx] reg 106 // reg [asr|lsl|lsr|ror|rrx] imm
|
/art/runtime/arch/arm/ |
quick_entrypoints_arm.S | 507 str r2, [r3, r1, lsl #2] 514 str r2, [r3, r1, lsl #2] 535 str r2, [r3, r1, lsl #2] [all...] |
/external/chromium_org/v8/src/arm64/ |
macro-assembler-arm64-inl.h | 888 void MacroAssembler::Lsl(const Register& rd, 893 lsl(rd, rn, shift); 897 void MacroAssembler::Lsl(const Register& rd, [all...] |
/external/libhevc/common/arm/ |
ihevc_sao_edge_offset_class2_chroma.s | 378 LSL r4,r4,#1 @I (ht_tmp - row) * 2 439 ADD r8,r0,r1,LSL #1 @II *pu1_src + src_strd 462 LSL r5,r5,#1 @II (ht_tmp - row) * 2 496 LSL r5,r5,#1 @III (ht_tmp - row) * 2 587 ADD r8,r0,r1,LSL #1 @*pu1_src + src_strd 600 LSL r4,r4,#1 @(ht_tmp - row) * 2 [all...] |
ihevc_intra_pred_luma_mode_18_34.s | 120 add r0,r0,r4,lsl #1
|
/external/llvm/test/CodeGen/AArch64/ |
arm64-shifted-sext.ll | 170 ; CHECK: lsl w0, [[REG]], #16 260 ; CHECK: lsl x0, x[[REG]], #32
|
/external/chromium_org/v8/test/cctest/ |
test-assembler-arm64.cc | 297 __ Mvn(w2, Operand(w0, LSL, 1)); 298 __ Mvn(x3, Operand(x1, LSL, 2)); 370 __ Mov(w13, Operand(w11, LSL, 1)); 371 __ Mov(x14, Operand(x12, LSL, 2)); 527 __ Orr(w3, w0, Operand(w1, LSL, 28)); 528 __ Orr(x4, x0, Operand(x1, LSL, 32)); 624 __ Orn(w3, w0, Operand(w1, LSL, 4)); 625 __ Orn(x4, x0, Operand(x1, LSL, 4)); 693 __ And(w3, w0, Operand(w1, LSL, 4)); 694 __ And(x4, x0, Operand(x1, LSL, 4)) [all...] |
/external/vixl/test/ |
test-assembler-a64.cc | 262 __ Mvn(w2, Operand(w0, LSL, 1)); 263 __ Mvn(x3, Operand(x1, LSL, 2)); 428 __ Mov(w13, Operand(w11, LSL, 1)); 429 __ Mov(x14, Operand(x12, LSL, 2)); 487 __ Orr(w3, w0, Operand(w1, LSL, 28)); 488 __ Orr(x4, x0, Operand(x1, LSL, 32)); 576 __ Orn(w3, w0, Operand(w1, LSL, 4)); 577 __ Orn(x4, x0, Operand(x1, LSL, 4)); 643 __ And(w3, w0, Operand(w1, LSL, 4)); 644 __ And(x4, x0, Operand(x1, LSL, 4)) [all...] |
/external/chromium_org/v8/src/arm/ |
macro-assembler-arm.cc | 308 mov(dst, Operand(dst, LSL, shift_up), LeaveCC, cond); 334 mov(scratch, Operand(scratch, LSL, lsb)); 363 DCHECK((src.shift_op() == ASR) || (src.shift_op() == LSL)); [all...] |
/external/chromium_org/third_party/boringssl/src/crypto/chacha/ |
chacha_vec_arm.S | 110 lsl r6, ip, #1 639 add r3, r3, r3, lsl #1 640 sub r3, sl, r3, lsl #6 801 lsl sl, r8, #4
|
/external/chromium_org/third_party/boringssl/src/crypto/sha/asm/ |
sha256-armv4.pl | 76 orr $t1,$t1,$t2,lsl#8 78 orr $t1,$t1,$t0,lsl#16 83 orr $t1,$t1,$t2,lsl#24 186 add $len,$inp,$len,lsl#6 @ len to point at the end of inp
|
/external/chromium_org/third_party/openmax_dl/dl/sp/src/arm/armv7/ |
omxSP_FFTInv_CCSToR_F32_Sfs_s.S | 143 ADD pSrc,pOut,N,LSL #3 @// set pSrc as pOut1
|
/external/chromium_org/third_party/webrtc/common_audio/signal_processing/ |
cross_correlation_neon.S | 94 add r2, r8, lsl #1 @ prepare for seq2_ptr(r5) in the next loop.
|