OpenGrok
Home
Sort by relevance
Sort by last modified time
Full Search
Definition
Symbol
File Path
History
|
|
Help
Searched
refs:getRegisterInfo
(Results
26 - 50
of
233
) sorted by null
1
2
3
4
5
6
7
8
9
10
/external/llvm/lib/Target/ARM/MCTargetDesc/
ARMMCCodeEmitter.cpp
514
unsigned RegNo = CTX.
getRegisterInfo
()->getEncodingValue(Reg);
544
Reg = CTX.
getRegisterInfo
()->getEncodingValue(MO.getReg());
[
all
...]
/external/chromium_org/third_party/mesa/src/src/gallium/drivers/radeon/
SIInstrInfo.cpp
31
const SIRegisterInfo &SIInstrInfo::
getRegisterInfo
() const
AMDGPUInstrInfo.cpp
32
const AMDGPURegisterInfo &AMDGPUInstrInfo::
getRegisterInfo
() const {
242
const AMDGPURegisterInfo & RI =
getRegisterInfo
();
AMDGPUAsmPrinter.cpp
59
static_cast<const SIRegisterInfo*>(TM.
getRegisterInfo
());
R600ExpandSpecialInstrs.cpp
53
const R600RegisterInfo &TRI = TII->
getRegisterInfo
();
R600InstrInfo.h
42
const R600RegisterInfo &
getRegisterInfo
() const;
/external/llvm/lib/CodeGen/
LLVMTargetMachine.cpp
51
MCAsmInfo *TmpAsmInfo = TheTarget.createMCAsmInfo(*
getRegisterInfo
(),
114
new MachineModuleInfo(*TM->getMCAsmInfo(), *TM->
getRegisterInfo
(),
169
const MCRegisterInfo &MRI = *
getRegisterInfo
();
268
const MCRegisterInfo &MRI = *
getRegisterInfo
();
LiveStackAnalysis.cpp
52
TRI = MF.getTarget().
getRegisterInfo
();
RegisterClassInfo.cpp
41
if (MF->getTarget().
getRegisterInfo
() != TRI) {
42
TRI = MF->getTarget().
getRegisterInfo
();
StackMapLivenessAnalysis.cpp
70
TRI = MF->getTarget().
getRegisterInfo
();
/external/llvm/lib/Target/ARM/
Thumb2InstrInfo.h
59
///
getRegisterInfo
- TargetInstrInfo is a superset of MRegister info. As
63
const Thumb2RegisterInfo &
getRegisterInfo
() const override { return RI; }
ARMCodeEmitter.cpp
253
unsigned Reg = II->
getRegisterInfo
().getEncodingValue(MO.getReg());
291
unsigned Reg = II->
getRegisterInfo
().getEncodingValue(MO.getReg());
445
return II->
getRegisterInfo
().getEncodingValue(MO.getReg());
781
Binary |= II->
getRegisterInfo
().getEncodingValue(ARM::PC) << ARMII::RegRnShift;
[
all
...]
ARMTargetMachine.h
36
const ARMBaseRegisterInfo *
getRegisterInfo
() const override {
37
return getSubtargetImpl()->
getRegisterInfo
();
/external/llvm/lib/Target/MSP430/
MSP430InstrInfo.h
49
///
getRegisterInfo
- TargetInstrInfo is a superset of MRegister info. As
53
const TargetRegisterInfo &
getRegisterInfo
() const { return RI; }
/external/llvm/lib/Target/Mips/
MipsFrameLowering.cpp
104
const TargetRegisterInfo &TRI = *MF.getTarget().
getRegisterInfo
();
MipsSEInstrInfo.h
29
const MipsRegisterInfo &
getRegisterInfo
() const override;
/external/llvm/lib/Target/NVPTX/
NVPTXInstrInfo.h
32
const NVPTXRegisterInfo &
getRegisterInfo
() const { return RegInfo; }
/external/llvm/lib/Target/Sparc/
SparcInstrInfo.h
44
///
getRegisterInfo
- TargetInstrInfo is a superset of MRegister info. As
48
const SparcRegisterInfo &
getRegisterInfo
() const { return RI; }
/external/llvm/lib/Target/XCore/
XCoreInstrInfo.h
31
///
getRegisterInfo
- TargetInstrInfo is a superset of MRegister info. As
35
const TargetRegisterInfo &
getRegisterInfo
() const { return RI; }
/external/mesa3d/src/gallium/drivers/radeon/
SIInstrInfo.cpp
31
const SIRegisterInfo &SIInstrInfo::
getRegisterInfo
() const
AMDGPUInstrInfo.cpp
32
const AMDGPURegisterInfo &AMDGPUInstrInfo::
getRegisterInfo
() const {
242
const AMDGPURegisterInfo & RI =
getRegisterInfo
();
/external/llvm/lib/Target/Hexagon/
HexagonSplitConst32AndConst64.cpp
142
QTM.
getRegisterInfo
()->getSubReg (DestReg, Hexagon::subreg_loreg);
144
QTM.
getRegisterInfo
()->getSubReg (DestReg, Hexagon::subreg_hireg);
/external/llvm/lib/Target/R600/
SIFixSGPRLiveRanges.cpp
77
MF.getTarget().
getRegisterInfo
());
R600ExpandSpecialInstrs.cpp
70
const R600RegisterInfo &TRI = TII->
getRegisterInfo
();
178
const R600RegisterInfo &TRI = TII->
getRegisterInfo
();
199
const R600RegisterInfo &TRI = TII->
getRegisterInfo
();
/external/llvm/lib/MC/MCDisassembler/
Disassembler.h
117
const MCRegisterInfo *
getRegisterInfo
() const { return MRI.get(); }
Completed in 611 milliseconds
1
2
3
4
5
6
7
8
9
10