Home | History | Annotate | Download | only in AArch64

Lines Matching refs:SmallVectorImpl

278   bool isShuffleMaskLegal(const SmallVectorImpl<int> &M, EVT VT) const override;
370 const SmallVectorImpl<ISD::InputArg> &Ins, SDLoc DL,
372 SmallVectorImpl<SDValue> &InVals) const override;
375 SmallVectorImpl<SDValue> &InVals) const override;
379 const SmallVectorImpl<ISD::InputArg> &Ins, SDLoc DL,
380 SelectionDAG &DAG, SmallVectorImpl<SDValue> &InVals,
386 const SmallVectorImpl<ISD::OutputArg> &Outs,
387 const SmallVectorImpl<SDValue> &OutVals,
388 const SmallVectorImpl<ISD::InputArg> &Ins, SelectionDAG &DAG) const;
405 const SmallVectorImpl<ISD::OutputArg> &Outs,
409 const SmallVectorImpl<ISD::OutputArg> &Outs,
410 const SmallVectorImpl<SDValue> &OutVals, SDLoc DL,
503 void ReplaceNodeResults(SDNode *N, SmallVectorImpl<SDValue> &Results,