HomeSort by relevance Sort by last modified time
    Searched defs:TRC (Results 1 - 9 of 9) sorted by null

  /external/llvm/lib/CodeGen/
MachineRegisterInfo.cpp 400 const TargetRegisterClass &TRC = *getRegClass(Reg);
401 return TRC.getLaneMask();
RegAllocPBQP.cpp 568 const TargetRegisterClass *TRC = MRI.getRegClass(VReg);
577 ArrayRef<MCPhysReg> RawPRegOrder = TRC->getRawAllocationOrder(MF);
  /external/llvm/lib/Target/ARM/
A15SDOptimizer.cpp 79 const TargetRegisterClass *TRC);
103 bool usesRegClass(MachineOperand &MO, const TargetRegisterClass *TRC);
139 const TargetRegisterClass *TRC) {
145 return MRI->getRegClass(Reg)->hasSuperClassEq(TRC);
147 return TRC->contains(Reg);
281 const TargetRegisterClass *TRC =
283 if (TRC->hasSuperClassEq(MRI->getRegClass(FullReg))) {
453 const TargetRegisterClass *TRC) {
454 unsigned Out = MRI->createVirtualRegister(TRC);
ARMLoadStoreOptimizer.cpp     [all...]
ARMISelLowering.cpp     [all...]
  /external/llvm/lib/Target/Hexagon/
HexagonInstrInfo.cpp 663 const TargetRegisterClass *TRC;
665 TRC = &Hexagon::PredRegsRegClass;
667 TRC = &Hexagon::IntRegsRegClass;
669 TRC = &Hexagon::DoubleRegsRegClass;
674 unsigned NewReg = RegInfo.createVirtualRegister(TRC);
    [all...]
  /external/llvm/lib/Target/R600/AsmParser/
AMDGPUAsmParser.cpp 485 const MCRegisterInfo *TRC = getContext().getRegisterInfo();
487 if (RegIndexInClass > TRC->getRegClass(RC).getNumRegs())
489 RegNo = TRC->getRegClass(RC).getRegister(RegIndexInClass);
    [all...]
  /external/llvm/lib/Target/X86/
X86ISelDAGToDAG.cpp     [all...]
  /external/llvm/lib/Target/PowerPC/
PPCISelDAGToDAG.cpp 199 const TargetRegisterClass *TRC = TRI->getPointerRegClass(*MF, /*Kind=*/1);
200 SDValue RC = CurDAG->getTargetConstant(TRC->getID(), MVT::i32);
    [all...]

Completed in 282 milliseconds