/external/llvm/include/llvm/CodeGen/ |
ISDOpcodes.h | 494 /// FLOG, FLOG2, FLOG10, FEXP, FEXP2, 498 FLOG, FLOG2, FLOG10, FEXP, FEXP2, [all...] |
BasicTTIImpl.h | 578 ISD = ISD::FLOG10;
|
/external/llvm/lib/CodeGen/SelectionDAG/ |
SelectionDAGDumper.cpp | 162 case ISD::FLOG10: return "flog10";
|
LegalizeVectorOps.cpp | 308 case ISD::FLOG10: [all...] |
LegalizeFloatTypes.cpp | 83 case ISD::FLOG10: R = SoftenFloatRes_FLOG10(N); break; [all...] |
LegalizeVectorTypes.cpp | 83 case ISD::FLOG10: 624 case ISD::FLOG10: [all...] |
LegalizeDAG.cpp | [all...] |
SelectionDAGBuilder.cpp | [all...] |
/external/llvm/lib/CodeGen/ |
TargetLoweringBase.cpp | [all...] |
/external/llvm/lib/Target/AArch64/ |
AArch64ISelLowering.cpp | 312 setOperationAction(ISD::FLOG10, MVT::f16, Promote); 361 setOperationAction(ISD::FLOG10, MVT::v4f16, Expand); 395 setOperationAction(ISD::FLOG10, MVT::v8f16, Expand); 644 setOperationAction(ISD::FLOG10, VT.getSimpleVT(), Expand); [all...] |
/external/llvm/lib/Target/ARM/ |
ARMISelLowering.cpp | 471 setOperationAction(ISD::FLOG10, MVT::v2f64, Expand); 489 setOperationAction(ISD::FLOG10, MVT::v4f32, Expand); 506 setOperationAction(ISD::FLOG10, MVT::v2f32, Expand); 610 setOperationAction(ISD::FLOG10, MVT::f64, Expand); [all...] |
/external/llvm/lib/Target/Mips/ |
MipsISelLowering.cpp | 349 setOperationAction(ISD::FLOG10, MVT::f32, Expand); [all...] |
/external/llvm/lib/Target/PowerPC/ |
PPCISelLowering.cpp | 447 setOperationAction(ISD::FLOG10, VT, Expand); 669 setOperationAction(ISD::FLOG10 , MVT::v4f64, Expand); 715 setOperationAction(ISD::FLOG10 , MVT::v4f32, Expand); [all...] |
/external/llvm/lib/Target/X86/ |
X86ISelLowering.cpp | 659 setOperationAction(ISD::FLOG10, MVT::f80, Expand); 723 setOperationAction(ISD::FLOG10, VT, Expand); [all...] |