/external/llvm/lib/Target/ |
TargetSubtargetInfo.cpp | 44 return getSchedModel().PostRAScheduler;
|
/external/llvm/include/llvm/MC/ |
MCSubtargetInfo.h | 97 /// getSchedModel - Get the machine model for this subtarget's CPU. 99 const MCSchedModel &getSchedModel() const { return CPUSchedModel; }
|
/external/llvm/lib/Target/AArch64/ |
AArch64StorePairSuppress.cpp | 122 SchedModel.init(ST.getSchedModel(), &ST, TII);
|
AArch64ConditionalCompares.cpp | 896 SchedModel = MF.getSubtarget().getSchedModel();
|
/external/llvm/include/llvm/CodeGen/ |
ScheduleDAGInstrs.h | 169 const TargetSchedModel *getSchedModel() const { return &SchedModel; }
|
BasicTTIImpl.h | 252 else if (ST->getSchedModel().LoopMicroOpBufferSize > 0) 253 MaxOps = ST->getSchedModel().LoopMicroOpBufferSize;
|
/external/llvm/lib/Target/Hexagon/ |
HexagonMachineScheduler.cpp | 200 SchedModel = DAG->getSchedModel(); 207 const InstrItineraryData *Itin = DAG->getSchedModel()->getInstrItineraries(); 217 Top.ResourceModel = new VLIWResourceModel(STI, DAG->getSchedModel()); 218 Bot.ResourceModel = new VLIWResourceModel(STI, DAG->getSchedModel());
|
/external/llvm/lib/MC/MCDisassembler/ |
Disassembler.cpp | 185 const MCSchedModel SCModel = STI->getSchedModel();
|
/external/llvm/lib/CodeGen/ |
MachineCombiner.cpp | 410 SchedModel = STI.getSchedModel();
|
EarlyIfConversion.cpp | 786 SchedModel = STI.getSchedModel();
|
MachineTraceMetrics.cpp | 60 SchedModel.init(ST.getSchedModel(), &ST, TII); [all...] |
IfConversion.cpp | 281 SchedModel.init(ST.getSchedModel(), &ST, TII); [all...] |
ScheduleDAGInstrs.cpp | 65 SchedModel.init(ST.getSchedModel(), &ST, TII); [all...] |
MachineScheduler.cpp | [all...] |