1 //===-- AMDGPUAsmBackend.cpp - AMDGPU Assembler Backend -------------------===// 2 // 3 // The LLVM Compiler Infrastructure 4 // 5 // This file is distributed under the University of Illinois Open Source 6 // License. See LICENSE.TXT for details. 7 // 8 /// \file 9 //===----------------------------------------------------------------------===// 10 11 #include "MCTargetDesc/AMDGPUMCTargetDesc.h" 12 #include "MCTargetDesc/AMDGPUFixupKinds.h" 13 #include "llvm/ADT/StringRef.h" 14 #include "llvm/MC/MCAsmBackend.h" 15 #include "llvm/MC/MCAssembler.h" 16 #include "llvm/MC/MCFixupKindInfo.h" 17 #include "llvm/MC/MCObjectWriter.h" 18 #include "llvm/MC/MCValue.h" 19 #include "llvm/Support/TargetRegistry.h" 20 21 using namespace llvm; 22 23 namespace { 24 25 class AMDGPUMCObjectWriter : public MCObjectWriter { 26 public: 27 AMDGPUMCObjectWriter(raw_pwrite_stream &OS) : MCObjectWriter(OS, true) {} 28 void ExecutePostLayoutBinding(MCAssembler &Asm, 29 const MCAsmLayout &Layout) override { 30 //XXX: Implement if necessary. 31 } 32 void RecordRelocation(MCAssembler &Asm, const MCAsmLayout &Layout, 33 const MCFragment *Fragment, const MCFixup &Fixup, 34 MCValue Target, bool &IsPCRel, 35 uint64_t &FixedValue) override { 36 assert(!"Not implemented"); 37 } 38 39 void WriteObject(MCAssembler &Asm, const MCAsmLayout &Layout) override; 40 41 }; 42 43 class AMDGPUAsmBackend : public MCAsmBackend { 44 public: 45 AMDGPUAsmBackend(const Target &T) 46 : MCAsmBackend() {} 47 48 unsigned getNumFixupKinds() const override { return AMDGPU::NumTargetFixupKinds; }; 49 void applyFixup(const MCFixup &Fixup, char *Data, unsigned DataSize, 50 uint64_t Value, bool IsPCRel) const override; 51 bool fixupNeedsRelaxation(const MCFixup &Fixup, uint64_t Value, 52 const MCRelaxableFragment *DF, 53 const MCAsmLayout &Layout) const override { 54 return false; 55 } 56 void relaxInstruction(const MCInst &Inst, MCInst &Res) const override { 57 assert(!"Not implemented"); 58 } 59 bool mayNeedRelaxation(const MCInst &Inst) const override { return false; } 60 bool writeNopData(uint64_t Count, MCObjectWriter *OW) const override; 61 62 const MCFixupKindInfo &getFixupKindInfo(MCFixupKind Kind) const override; 63 }; 64 65 } //End anonymous namespace 66 67 void AMDGPUMCObjectWriter::WriteObject(MCAssembler &Asm, 68 const MCAsmLayout &Layout) { 69 for (MCAssembler::iterator I = Asm.begin(), E = Asm.end(); I != E; ++I) { 70 Asm.writeSectionData(I, Layout); 71 } 72 } 73 74 void AMDGPUAsmBackend::applyFixup(const MCFixup &Fixup, char *Data, 75 unsigned DataSize, uint64_t Value, 76 bool IsPCRel) const { 77 78 switch ((unsigned)Fixup.getKind()) { 79 default: llvm_unreachable("Unknown fixup kind"); 80 case AMDGPU::fixup_si_sopp_br: { 81 uint16_t *Dst = (uint16_t*)(Data + Fixup.getOffset()); 82 *Dst = (Value - 4) / 4; 83 break; 84 } 85 86 case AMDGPU::fixup_si_rodata: { 87 uint32_t *Dst = (uint32_t*)(Data + Fixup.getOffset()); 88 *Dst = Value; 89 break; 90 } 91 92 case AMDGPU::fixup_si_end_of_text: { 93 uint32_t *Dst = (uint32_t*)(Data + Fixup.getOffset()); 94 // The value points to the last instruction in the text section, so we 95 // need to add 4 bytes to get to the start of the constants. 96 *Dst = Value + 4; 97 break; 98 } 99 } 100 } 101 102 const MCFixupKindInfo &AMDGPUAsmBackend::getFixupKindInfo( 103 MCFixupKind Kind) const { 104 const static MCFixupKindInfo Infos[AMDGPU::NumTargetFixupKinds] = { 105 // name offset bits flags 106 { "fixup_si_sopp_br", 0, 16, MCFixupKindInfo::FKF_IsPCRel }, 107 { "fixup_si_rodata", 0, 32, 0 }, 108 { "fixup_si_end_of_text", 0, 32, MCFixupKindInfo::FKF_IsPCRel } 109 }; 110 111 if (Kind < FirstTargetFixupKind) 112 return MCAsmBackend::getFixupKindInfo(Kind); 113 114 return Infos[Kind - FirstTargetFixupKind]; 115 } 116 117 bool AMDGPUAsmBackend::writeNopData(uint64_t Count, MCObjectWriter *OW) const { 118 for (unsigned i = 0; i < Count; ++i) 119 OW->Write8(0); 120 121 return true; 122 } 123 124 //===----------------------------------------------------------------------===// 125 // ELFAMDGPUAsmBackend class 126 //===----------------------------------------------------------------------===// 127 128 namespace { 129 130 class ELFAMDGPUAsmBackend : public AMDGPUAsmBackend { 131 public: 132 ELFAMDGPUAsmBackend(const Target &T) : AMDGPUAsmBackend(T) { } 133 134 MCObjectWriter *createObjectWriter(raw_pwrite_stream &OS) const override { 135 return createAMDGPUELFObjectWriter(OS); 136 } 137 }; 138 139 } // end anonymous namespace 140 141 MCAsmBackend *llvm::createAMDGPUAsmBackend(const Target &T, 142 const MCRegisterInfo &MRI, 143 StringRef TT, 144 StringRef CPU) { 145 return new ELFAMDGPUAsmBackend(T); 146 } 147