Home | History | Annotate | Download | only in arm
      1     /* move-wide vA, vB */
      2     /* NOTE: regs can overlap, e.g. "move v6,v7" or "move v7,v6" */
      3     mov     r3, rINST, lsr #12          @ r3<- B
      4     ubfx    rINST, rINST, #8, #4        @ rINST<- A
      5     VREG_INDEX_TO_ADDR r3, r3           @ r3<- &fp[B]
      6     VREG_INDEX_TO_ADDR r2, rINST        @ r2<- &fp[A]
      7     ldmia   r3, {r0-r1}                 @ r0/r1<- fp[B]
      8     CLEAR_SHADOW_PAIR rINST, ip, lr     @ Zero out the shadow regs
      9     FETCH_ADVANCE_INST 1                @ advance rPC, load rINST
     10     GET_INST_OPCODE ip                  @ extract opcode from rINST
     11     stmia   r2, {r0-r1}                 @ fp[A]<- r0/r1
     12     GOTO_OPCODE ip                      @ jump to next instruction
     13