/art/compiler/utils/arm/ |
assembler_arm.cc | 324 case kStoreWord: 359 case kStoreWord: 421 StoreToOffset(kStoreWord, R0, SP, 0); 432 StoreToOffset(kStoreWord, reg.AsCoreRegister(), SP, offset); 495 StoreToOffset(kStoreWord, src.AsCoreRegister(), SP, dest.Int32Value()); 498 StoreToOffset(kStoreWord, src.AsRegisterPairLow(), SP, dest.Int32Value()); 499 StoreToOffset(kStoreWord, src.AsRegisterPairHigh(), 512 StoreToOffset(kStoreWord, src.AsCoreRegister(), SP, dest.Int32Value()); 518 StoreToOffset(kStoreWord, src.AsCoreRegister(), SP, dest.Int32Value()); 525 StoreToOffset(kStoreWord, src.AsCoreRegister(), SP, dest.Int32Value()) [all...] |
assembler_thumb2_test.cc | 283 arm::StoreOperandType type = arm::kStoreWord; 299 arm::StoreOperandType type = arm::kStoreWord; [all...] |
assembler_arm.h | 233 kStoreWord, [all...] |
assembler_arm32.cc | [all...] |
assembler_thumb2.cc | [all...] |
/art/compiler/utils/mips64/ |
assembler_mips64_test.cc | [all...] |
assembler_mips64.cc | [all...] |
assembler_mips64.h | 50 kStoreWord,
|
/art/compiler/utils/arm64/ |
assembler_arm64.cc | 106 case kStoreWord: 133 StoreWToOffset(kStoreWord, src.AsWRegister(), SP, offs.Int32Value()); 148 StoreWToOffset(kStoreWord, src.AsOverlappingWRegister(), SP, 163 StoreWToOffset(kStoreWord, scratch.AsOverlappingWRegister(), SP, 381 StoreWToOffset(kStoreWord, scratch.AsOverlappingWRegister(), 392 StoreWToOffset(kStoreWord, scratch.AsOverlappingWRegister(), SP, dest.Int32Value()); 411 StoreWToOffset(kStoreWord, scratch.AsWRegister(), SP, dest.Int32Value()); 429 StoreWToOffset(kStoreWord, scratch.AsWRegister(), base.AsXRegister(), 458 StoreWToOffset(kStoreWord, scratch.AsWRegister(), dest.AsXRegister(), 463 StoreWToOffset(kStoreWord, scratch.AsOverlappingWRegister(), dest.AsXRegister() [all...] |
assembler_arm64.h | 59 kStoreWord,
|
/art/compiler/utils/mips/ |
assembler_mips.cc | [all...] |
assembler_mips_test.cc | [all...] |
assembler_mips.h | 50 kStoreWord, [all...] |
/art/compiler/optimizing/ |
code_generator_arm.cc | 743 __ StoreToOffset(kStoreWord, static_cast<Register>(reg_id), SP, stack_index); [all...] |
code_generator_mips.cc | 612 __ StoreToOffset(kStoreWord, TMP, SP, offset); 625 __ StoreToOffset(kStoreWord, TMP, SP, offset_l); 628 __ StoreToOffset(kStoreWord, TMP, SP, offset_h); 658 __ StoreToOffset(kStoreWord, 662 __ StoreToOffset(kStoreWord, TMP, SP, index1 + stack_offset); [all...] |
code_generator_mips64.cc | 488 StoreOperandType store_type = double_slot ? kStoreDoubleword : kStoreWord; 747 StoreOperandType store_type = destination.IsStackSlot() ? kStoreWord : kStoreDoubleword; 762 StoreOperandType store_type = destination.IsStackSlot() ? kStoreWord : kStoreDoubleword; 785 __ StoreToOffset(kStoreWord, TMP, SP, destination.GetStackIndex()); 833 StoreOperandType store_type = mem_loc.IsStackSlot() ? kStoreWord : kStoreDoubleword; [all...] |
/art/compiler/utils/ |
assembler_thumb_test.cc | 869 __ StoreToOffset(kStoreWord, R2, R4, 12); 870 __ StoreToOffset(kStoreWord, R2, R4, 0xfff); 871 __ StoreToOffset(kStoreWord, R2, R4, 0x1000); 872 __ StoreToOffset(kStoreWord, R2, R4, 0x1000a4); 873 __ StoreToOffset(kStoreWord, R2, R4, 0x101000); 874 __ StoreToOffset(kStoreWord, R4, R4, 0x101000); 888 __ StoreToOffset(kStoreWord, R0, R12, 12); // 32-bit because of R12. 889 __ StoreToOffset(kStoreWord, R2, R4, 0xa4 - 0x100000); [all...] |