HomeSort by relevance Sort by last modified time
    Searched full:aarch64 (Results 351 - 375 of 1822) sorted by null

<<11121314151617181920>>

  /external/llvm/lib/Target/AArch64/
AArch64DeadRegisterDefinitionsPass.cpp 14 #include "AArch64.h"
25 #define DEBUG_TYPE "aarch64-dead-defs"
33 #define AARCH64_DEAD_REG_DEF_NAME "AArch64 Dead register definitions"
61 INITIALIZE_PASS(AArch64DeadRegisterDefinitions, "aarch64-dead-defs",
115 case AArch64::GPR32RegClassID:
116 NewReg = AArch64::WZR;
118 case AArch64::GPR64RegClassID:
119 NewReg = AArch64::XZR;
AArch64SelectionDAGInfo.h 1 //===-- AArch64SelectionDAGInfo.h - AArch64 SelectionDAG Info ---*- C++ -*-===//
10 // This file defines the AArch64 subclass for TargetSelectionDAGInfo.
AArch64TargetObjectFile.h 1 //===-- AArch64TargetObjectFile.h - AArch64 Object Info -*- C++ ---------*-===//
19 /// This implementation is used for AArch64 ELF targets (Linux in particular).
Makefile 1 ##===- lib/Target/AArch64/Makefile -------------------------*- Makefile -*-===##
12 TARGET = AArch64
AArch64FrameLowering.cpp 1 //===- AArch64FrameLowering.cpp - AArch64 Frame Lowering -------*- C++ -*-====//
10 // This file contains the AArch64 implementation of TargetFrameLowering class.
12 // On AArch64, stack frames are structured as follows:
112 static cl::opt<bool> EnableRedZone("aarch64-redzone",
113 cl::desc("enable use of redzone on AArch64"),
192 emitFrameOffset(MBB, I, DL, AArch64::SP, AArch64::SP, Amount, TII);
198 emitFrameOffset(MBB, I, DL, AArch64::SP, AArch64::SP, -CalleePopAmount,
239 if (HasFP && (FramePtr == Reg || Reg == AArch64::LR))
    [all...]
AArch64CollectLOH.cpp 1 //===---------- AArch64CollectLOH.cpp - AArch64 collect LOH pass --*- C++ -*-=//
101 #include "AArch64.h"
126 #define DEBUG_TYPE "aarch64-collect-loh"
129 PreCollectRegister("aarch64-collect-loh-pre-collect-register", cl::Hidden,
135 BasicBlockScopeOnly("aarch64-collect-loh-bb-only", cl::Hidden,
171 #define AARCH64_COLLECT_LOH_NAME "AArch64 Collect Linker Optimization Hint (LOH)"
224 INITIALIZE_PASS_BEGIN(AArch64CollectLOH, "aarch64-collect-loh",
227 INITIALIZE_PASS_END(AArch64CollectLOH, "aarch64-collect-loh",
299 bool IsADRP = MI.getOpcode() == AArch64::ADRP;
502 case AArch64::ADRP
    [all...]
  /external/llvm/lib/Target/AArch64/MCTargetDesc/
AArch64ELFStreamer.h 1 //===-- AArch64ELFStreamer.h - ELF Streamer for AArch64 ---------*- C++ -*-===//
10 // This file implements ELF streamer information for the AArch64 backend.
  /external/llvm/lib/Target/AArch64/Utils/
Makefile 1 ##===- lib/Target/AArch64/Utils/Makefile -------------------*- Makefile -*-===##
12 # Hack: we need to include 'main' AArch64 target directory to grab private
  /external/llvm/test/CodeGen/AArch64/
arm64-2013-01-13-ffast-fcmp.ll 1 ; RUN: llc < %s -march=arm64 -aarch64-neon-syntax=apple | FileCheck %s
2 ; RUN: llc < %s -march=arm64 -aarch64-neon-syntax=apple -fp-contract=fast | FileCheck %s --check-prefix=FAST
arm64-collect-loh-str.ll 1 ; RUN: llc -mtriple=arm64-apple-ios -O2 -aarch64-collect-loh -aarch64-collect-loh-bb-only=false < %s -o - | FileCheck %s
branch-relax-asm.ll 1 ; RUN: llc -mtriple=aarch64-apple-ios7.0 -disable-block-placement -aarch64-tbz-offset-bits=4 -o - %s | FileCheck %s
cmp-const-max.ll 1 ; RUN: llc -verify-machineinstrs -aarch64-atomic-cfg-tidy=0 < %s -mtriple=aarch64-none-eabihf -fast-isel=false | FileCheck %s
flags-multiuse.ll 1 ; RUN: llc -mtriple=aarch64-none-linux-gnu -aarch64-atomic-cfg-tidy=0 -verify-machineinstrs -o - %s | FileCheck %s
frameaddr.ll 1 ; RUN: llc -mtriple=aarch64-apple-darwin -verify-machineinstrs < %s | FileCheck %s
2 ; RUN: llc -mtriple=aarch64-apple-darwin -fast-isel -fast-isel-abort=1 -verify-machineinstrs < %s | FileCheck %s
got-abuse.ll 1 ; RUN: llc -mtriple=aarch64-none-linux-gnu -relocation-model=pic -o - %s | FileCheck %s
2 ; RUN: llc -mtriple=aarch64-none-linux-gnu -relocation-model=pic -filetype=obj -o - %s
inlineasm-ldr-pseudo.ll 5 ; RUN: llc -mtriple=aarch64 < %s -filetype=obj | llvm-objdump -arch=aarch64 -d - | FileCheck %s
stackmap-frame-setup.ll 1 ; RUN: llc -o /dev/null -verify-machineinstrs -mtriple=aarch64-apple-darwin -stop-after machine-sink %s | FileCheck %s --check-prefix=ISEL
2 ; RUN: llc -o /dev/null -verify-machineinstrs -mtriple=aarch64-apple-darwin -fast-isel -fast-isel-abort=1 -stop-after machine-sink %s | FileCheck %s --check-prefix=FAST-ISEL
arm64-vecFold.ll 1 ; RUN: llc -march=arm64 -aarch64-neon-syntax=apple -o - %s| FileCheck %s
53 %vaddhn2.i = tail call <4 x i16> @llvm.aarch64.neon.addhn.v4i16(<4 x i32> %a0, <4 x i32> %a1) nounwind
54 %vaddhn2.i10 = tail call <4 x i16> @llvm.aarch64.neon.addhn.v4i16(<4 x i32> %b0, <4 x i32> %b1) nounwind
67 %vaddhn2.i = tail call <4 x i16> @llvm.aarch64.neon.addhn.v4i16(<4 x i32> %a0, <4 x i32> %a1) nounwind
86 %vraddhn2.i = tail call <4 x i16> @llvm.aarch64.neon.raddhn.v4i16(<4 x i32> %a0, <4 x i32> %a1) nounwind
87 %vraddhn2.i10 = tail call <4 x i16> @llvm.aarch64.neon.raddhn.v4i16(<4 x i32> %b0, <4 x i32> %b1) nounwind
100 %vrshrn_n1 = tail call <8 x i8> @llvm.aarch64.neon.rshrn.v8i8(<8 x i16> %a0, i32 5)
101 %vrshrn_n4 = tail call <8 x i8> @llvm.aarch64.neon.rshrn.v8i8(<8 x i16> %b0, i32 6)
114 %vrsubhn2.i = tail call <8 x i8> @llvm.aarch64.neon.rsubhn.v8i8(<8 x i16> %a0, <8 x i16> %a1) nounwind
115 %vrsubhn2.i10 = tail call <8 x i8> @llvm.aarch64.neon.rsubhn.v8i8(<8 x i16> %b0, <8 x i16> %b1) nounwin
    [all...]
arm64-vadd.ll 1 ; RUN: llc < %s -march=arm64 -aarch64-neon-syntax=apple -asm-verbose=false | FileCheck %s
8 %tmp3 = call <8 x i8> @llvm.aarch64.neon.addhn.v8i8(<8 x i16> %tmp1, <8 x i16> %tmp2)
17 %tmp3 = call <4 x i16> @llvm.aarch64.neon.addhn.v4i16(<4 x i32> %tmp1, <4 x i32> %tmp2)
26 %tmp3 = call <2 x i32> @llvm.aarch64.neon.addhn.v2i32(<2 x i64> %tmp1, <2 x i64> %tmp2)
34 %vaddhn2.i = tail call <8 x i8> @llvm.aarch64.neon.addhn.v8i8(<8 x i16> %a, <8 x i16> %b) nounwind
35 %vaddhn_high2.i = tail call <8 x i8> @llvm.aarch64.neon.addhn.v8i8(<8 x i16> %a, <8 x i16> %b) nounwind
44 %vaddhn2.i = tail call <4 x i16> @llvm.aarch64.neon.addhn.v4i16(<4 x i32> %a, <4 x i32> %b) nounwind
45 %vaddhn_high3.i = tail call <4 x i16> @llvm.aarch64.neon.addhn.v4i16(<4 x i32> %a, <4 x i32> %b) nounwind
54 %vaddhn2.i = tail call <2 x i32> @llvm.aarch64.neon.addhn.v2i32(<2 x i64> %a, <2 x i64> %b) nounwind
55 %vaddhn_high3.i = tail call <2 x i32> @llvm.aarch64.neon.addhn.v2i32(<2 x i64> %a, <2 x i64> %b) nounwin
    [all...]
  /external/llvm/test/MC/AArch64/
inst-directive.s 1 // RUN: llvm-mc %s -triple=aarch64-none-linux-gnu -filetype=asm -o - \
3 // RUN: llvm-mc %s -triple=aarch64-none-linux-gnu -filetype=obj -o - \
  /frameworks/compile/mclinker/lib/Target/AArch64/TargetInfo/
AArch64TargetInfo.cpp 18 mcld::RegisterTarget<llvm::Triple::aarch64> X(TheAArch64Target, "aarch64");
  /toolchain/binutils/binutils-2.25/gas/testsuite/gas/aarch64/
litpool.d 2 #name: AArch64 Bignums in Literal Pool (PR 16688)
6 .*: +file format.*aarch64.*
  /toolchain/binutils/binutils-2.25/ld/testsuite/ld-aarch64/
gc-got-relocs.d 5 #ld: --gc-sections -T aarch64.ld
12 .*: file format elf64-(little|big)aarch64
gc-tls-relocs.d 6 #ld: --gc-sections -T aarch64.ld
13 .*: file format elf64-(little|big)aarch64
ifunc-7c.d 4 #target: aarch64*-*-*
8 .*: file format elf.+aarch64.*

Completed in 211 milliseconds

<<11121314151617181920>>