| /external/llvm/include/llvm/Target/ |
| TargetInstrInfo.h | 365 /// E.g., REG_SEQUENCE vreg1:sub1, sub0, vreg2, sub1 would produce
385 /// E.g., EXTRACT_SUBREG vreg1:sub1, sub0, sub1 would produce:
404 /// E.g., INSERT_SUBREG vreg0:sub0, vreg1:sub1, sub3 would produce:
422 /// Return true if two machine instructions would produce identical values.
[all...] |
| TargetOptions.h | 129 /// produce results that are "less precise" than IEEE allows. This includes
|
| /external/llvm/lib/DebugInfo/DWARF/ |
| DWARFUnit.cpp | 340 // in order to produce a compile unit level set of address ranges that
|
| /external/llvm/lib/Support/Unix/ |
| Process.inc | 134 // Some LLVM programs such as bugpoint produce core files as a normal part of
|
| /external/llvm/lib/Support/Windows/ |
| Process.inc | 109 // Some LLVM programs such as bugpoint produce core files as a normal part of
|
| /external/llvm/lib/Target/AArch64/ |
| AArch64TargetMachine.cpp | 299 // The AdvSIMD pass may produce copies that can be rewritten to
|
| /external/llvm/lib/Target/Hexagon/ |
| HexagonGenPredicate.cpp | 171 // A4_rcmpeqi or A4_rcmpneqi, since they produce values 0 or 1, which
|
| /external/llvm/lib/Target/Mips/ |
| Mips64r6InstrInfo.td | 175 // FIXME: Ideally, setcc would always produce an i64 on MIPS64 targets.
|
| /external/llvm/test/CodeGen/ARM/ |
| vext.ll | 138 ; Use illegal <32 x i16> type to produce such a shuffle after legalizing types.
|
| /external/llvm/test/CodeGen/SystemZ/ |
| fp-cmp-04.ll | 370 ; result. This is what InstCombine would produce.
|
| /external/llvm/test/DebugInfo/MIR/X86/ |
| live-debug-values.mir | 28 # This case will also produce multiple locations but only the debug range
|
| /external/llvm/test/DebugInfo/X86/ |
| fission-ranges.ll | 44 ; Make sure we don't produce any relocations in any .dwo section (though in particular, debug_info.dwo)
|
| /external/llvm/test/MC/Mips/ |
| relocation.s | 8 // Test that we produce the correct relocation.
|
| /external/llvm/tools/dsymutil/ |
| dsymutil.cpp | 60 desc("Produce a flat dSYM file (not a bundle)."),
|
| /external/llvm/tools/llvm-dwp/ |
| llvm-dwp.cpp | 52 // Could possibly produce an error or warning if one of these was non-null but
|
| /external/llvm/unittests/ADT/ |
| HashingTest.cpp | 347 // Hashing a sequence of heterogeneous types which *happen* to all produce the
|
| /external/llvm/unittests/Analysis/ |
| ScalarEvolutionTest.cpp | 110 // It's possible to produce an empty loop through the default constructor,
|
| /external/mesa3d/docs/ |
| autoconf.html | 52 This will produce libGL.so and several other libraries depending on the
|
| /external/mesa3d/src/gallium/auxiliary/util/ |
| u_pack_color.h | 30 * Functions to produce packed colors/Z from floats.
|
| /external/mesa3d/src/gallium/drivers/svga/ |
| svga_state_framebuffer.c | 191 /* Examine gallium viewport transformation and produce a screen
|
| /external/mesa3d/src/glsl/ |
| README | 43 A: The idea behind the naming was that ast_to_hir would produce a
|
| /external/mesa3d/src/mesa/main/ |
| buffers.c | 291 /* Turns out n==0 is a valid input that should not produce an error.
|
| /external/mesa3d/src/mesa/program/ |
| prog_opt_constant_fold.c | 125 * Try to replace instructions that produce a constant result with simple moves
|
| /external/mesa3d/src/mesa/swrast/ |
| s_points.c | 470 span->arrayAttribs = swrast->_ActiveAttribMask; /* we'll produce these vals */
|
| s_zoom.c | 186 zoomed.arrayAttribs |= FRAG_BIT_COL0; /* we'll produce these values */
|
