Home | History | Annotate | Download | only in AMDGPU
      1 ; XFAIL: *
      2 ; RUN: llc -verify-machineinstrs -march=amdgcn -mcpu=SI < %s | FileCheck -check-prefix=SI %s
      3 ; RUN: llc -verify-machineinstrs -march=amdgcn -mcpu=tonga < %s | FileCheck -check-prefix=SI %s
      4 
      5 ; 3 vectors have the same size and alignment as 4 vectors, so this
      6 ; should be done in a single store.
      7 
      8 ; SI-LABEL: {{^}}store_v3i32:
      9 ; SI: buffer_store_dwordx4
     10 define void @store_v3i32(<3 x i32> addrspace(1)* %out, <3 x i32> %a) nounwind {
     11   store <3 x i32> %a, <3 x i32> addrspace(1)* %out, align 16
     12   ret void
     13 }
     14