Home | History | Annotate | Download | only in arm64

Lines Matching refs:CPURegister

65 CPURegister CPURegList::PopLowestIndex() {
73 return CPURegister::Create(index, size_, type_);
77 CPURegister CPURegList::PopHighestIndex() {
86 return CPURegister::Create(index, size_, type_);
91 if (type() == CPURegister::kRegister) {
93 } else if (type() == CPURegister::kFPRegister) {
96 DCHECK(type() == CPURegister::kNoRegister);
104 return CPURegList(CPURegister::kRegister, size, 19, 29);
109 return CPURegList(CPURegister::kFPRegister, size, 8, 15);
115 CPURegList list = CPURegList(CPURegister::kRegister, size, 0, 18);
123 CPURegList list = CPURegList(CPURegister::kFPRegister, size, 0, 7);
124 list.Combine(CPURegList(CPURegister::kFPRegister, size, 16, 31));
137 CPURegList(CPURegister::kRegister, kXRegSizeInBits, kJSCallerSaved));
222 bool AreAliased(const CPURegister& reg1, const CPURegister& reg2,
223 const CPURegister& reg3, const CPURegister& reg4,
224 const CPURegister& reg5, const CPURegister& reg6,
225 const CPURegister& reg7, const CPURegister& reg8) {
232 const CPURegister regs[] = {reg1, reg2, reg3, reg4, reg5, reg6, reg7, reg8};
259 bool AreSameSizeAndType(const CPURegister& reg1, const CPURegister& reg2,
260 const CPURegister& reg3, const CPURegister& reg4,
261 const CPURegister& reg5, const CPURegister& reg6,
262 const CPURegister& reg7, const CPURegister& reg8) {
1574 void Assembler::ldp(const CPURegister& rt,
1575 const CPURegister& rt2,
1581 void Assembler::stp(const CPURegister& rt,
1582 const CPURegister& rt2,
1596 void Assembler::LoadStorePair(const CPURegister& rt,
1597 const CPURegister& rt2,
1659 void Assembler::ldr(const CPURegister& rt, const MemOperand& src) {
1664 void Assembler::str(const CPURegister& rt, const MemOperand& src) {
1675 void Assembler::ldr_pcrel(const CPURegister& rt, int imm19) {
1683 void Assembler::ldr(const CPURegister& rt, const Immediate& imm) {
2551 void Assembler::LoadStore(const CPURegister& rt,