Home | History | Annotate | Download | only in arm64

Lines Matching refs:rn_

2489   Register rn_ = Register::Create(rn.code(), rd.SizeInBits());
2499 case UXTW: ubfm(rd, rn_, non_shift_bits, high_bit); break;
2502 case SXTW: sbfm(rd, rn_, non_shift_bits, high_bit); break;
2507 lsl(rd, rn_, left_shift);
2514 lsl(rd, rn_, left_shift);