HomeSort by relevance Sort by last modified time
    Searched full:immediates (Results 151 - 175 of 365) sorted by null

1 2 3 4 5 67 8 91011>>

  /prebuilts/go/linux-x86/pkg/bootstrap/src/bootstrap/compile/internal/ppc64/
gsubr.go 246 // 64-bit immediates are also from memory.
249 //// 64-bit immediates are really 32-bit sign-extended
  /prebuilts/go/linux-x86/src/cmd/compile/internal/ppc64/
gsubr.go 243 // 64-bit immediates are also from memory.
246 //// 64-bit immediates are really 32-bit sign-extended
  /art/compiler/dex/
compiler_enums.h 644 kFixupLoad, // Mostly for immediates.
  /external/llvm/test/CodeGen/AArch64/
fast-isel-addressing-modes.ll 459 ; Not all 'and' instructions have immediates.
  /external/llvm/test/MC/AArch64/
arm64-diags.s 128 ; Shift immediates range checking.
  /external/llvm/test/MC/Mips/
mips64-expansions.s 3 # Check that signed negative 32-bit immediates are loaded correctly:
  /external/llvm/tools/llvm-mc/
llvm-mc.cpp 484 // Set the display preference for hex vs. decimal immediates.
  /external/mesa3d/docs/
relnotes-7.10.3.html 252 <li>tgsi/ureg: bump the limit of immediates</li>
relnotes-7.9.1.html 212 <li>i965: Allow OPCODE_SWZ to put immediates in the first arg.</li>
  /external/mesa3d/src/gallium/auxiliary/draw/
draw_pipe_pstipple.c 170 * We're just counting the number of immediates here.
  /external/mesa3d/src/gallium/drivers/nvc0/codegen/
nv50_ir_target_nvc0.cpp 419 // not all instructions support full 32 bit immediates
  /external/mesa3d/src/gallium/state_trackers/d3d1x/gd3d1x/
sm4_to_tgsi.cpp 177 /* immediates are masked to show needed values */
  /external/v8/src/arm64/
assembler-arm64.cc     [all...]
macro-assembler-arm64.cc 86 // Special cases for all set or all clear immediates.
166 // TODO(all) extend to support more immediates.
168 // Immediates on Aarch64 can be produced using an initial value, and zero to
255 // Call the macro assembler for generic immediates.
304 // Call the macro assembler for generic immediates.
333 // The movz instruction can generate immediates containing an arbitrary 16-bit
341 // The movn instruction can generate immediates containing an arbitrary 16-bit
    [all...]
  /external/v8/src/compiler/
code-generator.cc 531 // Make sure all the values live in stack slots or they are immediates.
  /external/v8/test/cctest/
test-disasm-ia32.cc 235 // Immediates
test-disasm-x64.cc 232 // Immediates
  /toolchain/binutils/binutils-2.25/gas/config/
tc-epiphany.c 697 /* Special cases add/sub vs mov immediates. */
tc-i386-intel.c 538 /* Handle vector immediates. */
tc-mn10300.c     [all...]
tc-ns32k.c 81 or immediates(s) (ascii). */
704 a label without @. Constants becomes immediates besides the addr
    [all...]
  /external/llvm/include/llvm/Target/
TargetSelectionDAG.td 644 // to define immediates and other common things concisely.
    [all...]
  /external/llvm/lib/Target/X86/
X86InstrFragmentsSIMD.td     [all...]
  /external/v8/src/compiler/x64/
instruction-selector-x64.cc     [all...]
  /external/valgrind/VEX/priv/
host_tilegx_isel.c 155 immediate; this guaranteed that all signed immediates that are
    [all...]

Completed in 1243 milliseconds

1 2 3 4 5 67 8 91011>>