Home | History | Annotate | Download | only in AMDGPU
      1 ; RUN: llc -march=amdgcn -mcpu=SI -verify-machineinstrs < %s | FileCheck -check-prefix=SI %s
      2 ; RUN: llc -march=amdgcn -mcpu=tonga -verify-machineinstrs < %s | FileCheck -check-prefix=SI %s
      3 
      4 ; SILowerI1Copies was not handling IMPLICIT_DEF
      5 ; SI-LABEL: {{^}}br_implicit_def:
      6 ; SI: BB#0:
      7 ; SI-NEXT: s_and_saveexec_b64
      8 ; SI-NEXT: s_xor_b64
      9 ; SI-NEXT: BB#1:
     10 define void @br_implicit_def(i32 addrspace(1)* %out, i32 %arg) #0 {
     11 bb:
     12   br i1 undef, label %bb1, label %bb2
     13 
     14 bb1:
     15   store volatile i32 123, i32 addrspace(1)* %out
     16   ret void
     17 
     18 bb2:
     19   ret void
     20 }
     21 
     22 attributes #0 = { nounwind }
     23