Home | History | Annotate | Download | only in AMDGPU
      1 ; RUN: llc -march=amdgcn -mcpu=SI -verify-machineinstrs < %s | FileCheck -check-prefix=SI %s
      2 ; RUN: llc -march=amdgcn -mcpu=tonga -verify-machineinstrs < %s | FileCheck -check-prefix=SI %s
      3 
      4 ; SI-LABEL: {{^}}br_i1_phi:
      5 ; SI: v_mov_b32_e32 [[REG:v[0-9]+]], 0{{$}}
      6 ; SI: s_and_saveexec_b64
      7 ; SI: s_xor_b64
      8 ; SI: v_mov_b32_e32 [[REG]], -1{{$}}
      9 ; SI: v_cmp_ne_i32_e32 vcc, 0, [[REG]]
     10 ; SI: s_and_saveexec_b64
     11 ; SI: s_xor_b64
     12 ; SI: s_endpgm
     13 define void @br_i1_phi(i32 %arg, i1 %arg1) #0 {
     14 bb:
     15   br i1 %arg1, label %bb2, label %bb3
     16 
     17 bb2:                                              ; preds = %bb
     18   br label %bb3
     19 
     20 bb3:                                              ; preds = %bb2, %bb
     21   %tmp = phi i1 [ true, %bb2 ], [ false, %bb ]
     22   br i1 %tmp, label %bb4, label %bb6
     23 
     24 bb4:                                              ; preds = %bb3
     25   %tmp5 = mul i32 undef, %arg
     26   br label %bb6
     27 
     28 bb6:                                              ; preds = %bb4, %bb3
     29   ret void
     30 }
     31