/external/swiftshader/third_party/LLVM/lib/Target/Sparc/ |
SparcRegisterInfo.td | 147 // Non-allocatable regs:
|
/external/swiftshader/third_party/LLVM/utils/TableGen/ |
RegisterInfoEmitter.cpp | 379 << RC.Allocatable << ", " 498 // Collect all registers belonging to any allocatable class. 501 // Collect allocatable registers. 506 if (RC.Allocatable)
|
CodeGenRegisters.cpp | 332 Allocatable = R->getValueAsBit("isAllocatable"); 347 Allocatable(true) { 363 Allocatable = Super.Allocatable;
|
CodeGenRegisters.h | 114 bool Allocatable;
|
/external/llvm/include/llvm/Target/ |
TargetRegisterInfo.h | 212 /// include reserved registers that are not allocatable. 218 /// The MachineFunction argument can be used to tune the allocatable 240 bool inAllocatableClass; // Register belongs to an allocatable regclass. 347 /// allocatable or NULL. 352 /// allocatable or not. If a register class is specified, returns the subset [all...] |
/external/llvm/utils/TableGen/ |
CodeGenRegisters.cpp | 711 Allocatable = R->getValueAsBit("isAllocatable"); 732 Allocatable(true), 751 Allocatable = Super.Allocatable; [all...] |
/external/llvm/lib/Transforms/Scalar/ |
LoopDataPrefetch.cpp | 42 // of the allocatable register set).
|
/external/mesa3d/src/gallium/drivers/r600/ |
compute_memory_pool.c | 121 * allocatable space in the pool, returns -1 on failure.
|
/external/swiftshader/third_party/LLVM/lib/CodeGen/ |
MachineRegisterInfo.cpp | 100 "Virtual register RegClass must be allocatable.");
|
MachineSink.cpp | 52 BitVector AllocatableSet; // Which physregs are allocatable? 443 // and we can freely move its uses. Alternatively, if it's allocatable,
|
VirtRegMap.h | 478 /// FindUnusedRegisters - Gather a list of allocatable registers that 482 /// HasUnusedRegisters - Return true if there are any allocatable registers
|
AggressiveAntiDepBreaker.cpp | 641 // Don't consider non-allocatable registers 824 // Don't break anti-dependencies on non-allocatable registers. 825 DEBUG(dbgs() << " (non-allocatable)\n"); [all...] |
/external/v8/src/arm64/ |
deoptimizer-arm64.cc | 97 // Save all allocatable floating point registers.
|
/external/v8/src/crankshaft/arm/ |
lithium-gap-resolver-arm.cc | 14 // - It is not in crankshaft allocatable registers list, so it can't interfere
|
/art/compiler/optimizing/ |
code_generator_arm64.h | 452 // We do not consider registers sp, xzr, wzr. They are either not allocatable 453 // (xzr, wzr), or make for poor allocatable registers (sp alignment [all...] |
/external/llvm/include/llvm/MC/ |
MCRegisterInfo.h | 43 const bool Allocatable; 95 bool isAllocatable() const { return Allocatable; }
|
/external/llvm/lib/CodeGen/ |
MachineRegisterInfo.cpp | 98 "Virtual register RegClass must be allocatable."); 451 // Check if any overlapping register is modified, or allocatable so it may be
|
AggressiveAntiDepBreaker.cpp | 631 // Don't consider non-allocatable registers 845 // Don't break anti-dependencies on non-allocatable registers. 846 DEBUG(dbgs() << " (non-allocatable)\n"); [all...] |
RegisterScavenging.cpp | 354 // Consider all allocatable registers in the register class initially
|
/external/llvm/include/llvm/CodeGen/ |
MachineRegisterInfo.h | 768 /// Reserved registers may belong to an allocatable register class, but the 775 /// isAllocatable - Returns true when PhysReg belongs to an allocatable 778 /// Allocatable registers may show up in the allocation order of some virtual [all...] |
LiveVariables.h | 24 // register is not register allocatable, it is not tracked. This is useful for
|
/cts/hostsidetests/appsecurity/test-apps/StorageStatsApp/src/com/android/cts/storagestatsapp/ |
StorageStatsTest.java | 259 Log.d(TAG, "Before raw " + beforeRaw + ", free " + beforeFree + ", allocatable "
|
/external/llvm/lib/Target/Hexagon/ |
HexagonBlockRanges.cpp | 232 // Consider all non-allocatable registers as reserved.
|
/external/llvm/lib/Target/PowerPC/ |
PPCLoopPreIncPrep.cpp | 51 // of the allocatable register set).
|
PPCRegisterInfo.td | 349 // The CTR registers are not allocatable because they're used by the
|