HomeSort by relevance Sort by last modified time
    Searched refs:ESP (Results 26 - 50 of 121) sorted by null

12 3 4 5

  /device/linaro/bootloader/edk2/StdLib/LibC/CRT/Ia32/
ullrem.c 50 ; ESP---->|---------------|
56 sub esp, 8 local
57 push esp local
62 mov eax, [esp + 28]
64 mov eax, [esp + 28]
70 mov eax, [esp + 28]
72 mov eax, [esp + 28]
83 mov eax, [esp + 20]
84 mov edx, [esp + 24]
89 add esp, 28 local
    [all...]
mulll.S 48 # ESP---->|---------------|
54 movl 16(%esp), %eax
56 movl 16(%esp), %eax
62 movl 16(%esp), %eax
64 movl 16(%esp), %eax
75 add $16, %esp
udivdi3.S 48 # ESP---->|---------------|
60 movl 20(%esp), %eax
62 movl 20(%esp), %eax
68 movl 20(%esp), %eax
70 movl 20(%esp), %eax
81 addl $20, %esp
umoddi3.S 48 # ESP---->|---------------|
54 sub $8, %esp
55 push %esp
60 movl 28(%esp), %eax
62 movl 28(%esp), %eax
68 movl 28(%esp), %eax
70 movl 28(%esp), %eax
81 movl 20(%esp), %eax
82 movl 24(%esp), %edx
87 add $28, %esp
    [all...]
  /external/llvm/lib/Target/X86/MCTargetDesc/
X86MCTargetDesc.h 50 EAX = 0, ECX = 1, EDX = 2, EBX = 3, ESP = 4, EBP = 5, ESI = 6, EDI = 7
X86MCTargetDesc.cpp 80 X86::EDX, X86::EBX, X86::ESP, X86::EBP, X86::ESI, X86::EDI,
186 // Initial state of the frame pointer is esp+stackGrowth.
187 unsigned StackPtr = is64Bit ? X86::RSP : X86::ESP;
291 case X86::SPL: case X86::SP: case X86::ESP: case X86::RSP:
319 case X86::SPL: case X86::SP: case X86::ESP: case X86::RSP:
356 case X86::SPL: case X86::SP: case X86::ESP: case X86::RSP:
392 case X86::SPL: case X86::SP: case X86::ESP: case X86::RSP:
393 return X86::ESP;
428 case X86::SPL: case X86::SP: case X86::ESP: case X86::RSP:
  /external/swiftshader/third_party/LLVM/lib/Target/X86/MCTargetDesc/
X86MCTargetDesc.h 46 EAX = 0, ECX = 1, EDX = 2, EBX = 3, ESP = 4, EBP = 5, ESI = 6, EDI = 7
X86MCTargetDesc.cpp 145 case X86::RSP: case X86::ESP: case X86::SP: case X86::SPL: case X86::AH:
146 return N86::ESP;
163 return N86::ESP;
316 // Initial state of the frame pointer is esp+stackGrowth.
318 MachineLocation Src(is64Bit ? X86::RSP : X86::ESP, stackGrowth);
322 MachineLocation CSDst(is64Bit ? X86::RSP : X86::ESP, stackGrowth);
  /art/compiler/optimizing/
code_generator_x86.cc 495 DCHECK_NE(ref_reg, ESP);
581 DCHECK_NE(ref_reg, ESP);
    [all...]
intrinsics_x86.cc 144 DCHECK_NE(temp2, ESP);
390 __ subl(ESP, Immediate(8));
393 __ andpd(output.AsFpuRegister<XmmRegister>(), Address(ESP, 0));
395 __ subl(ESP, Immediate(12));
397 __ andps(output.AsFpuRegister<XmmRegister>(), Address(ESP, 0));
399 __ addl(ESP, Immediate(16));
579 __ movsd(out, Address(ESP, 0));
580 __ addl(ESP, Immediate(8));
583 __ movss(out, Address(ESP, 0));
584 __ addl(ESP, Immediate(4))
    [all...]
  /art/compiler/utils/x86/
assembler_x86.h 165 CHECK_EQ(base_in, ESP);
166 Init(ESP, disp.Int32Value());
174 CHECK_NE(index_in, ESP); // Illegal addressing mode.
175 SetModRM(0, ESP);
209 if (base_in == ESP) SetSIB(TIMES_1, ESP, base_in);
212 if (base_in == ESP) SetSIB(TIMES_1, ESP, base_in);
216 if (base_in == ESP) SetSIB(TIMES_1, ESP, base_in)
    [all...]
managed_register_x86.h 94 CHECK_LT(AsCpuRegister(), ESP); // ESP, EBP, ESI and EDI cannot be encoded as byte registers.
  /external/mesa3d/src/mesa/x86/
mmx_blend.S 321 MOVQ ( REGIND(ESP), MM7 ) ;\
322 ADD_L ( CONST(8), ESP)
353 MOVQ ( REGIND(ESP), MM7 ) ;\
354 ADD_L ( CONST(8), ESP)
386 MOVQ ( REGIND(ESP), MM7 ) ;\
387 ADD_L ( CONST(8), ESP)
x86_cliptest.S 127 MOV_L( REGIND(ESP), EBX )
199 MOV_L( REGIND(ESP), EBP ) /* clip_table */
302 MOV_L( REGIND(ESP), EBX )
365 MOV_L( REGIND(ESP), EBP ) /* clip_table */
  /device/linaro/bootloader/edk2/EdkCompatibilityPkg/Foundation/Library/Thunk16/
X86Thunk.c 94 SS:ESP points to the real mode stack if THUNK_USER_STACK is
97 On output, values of CS, EIP, SS and ESP should be ignored.
102 THUNK_USER_STACK - The stack specified by SS:ESP would be
118 RegisterSet->E.ESP = (UINT16)ThunkContext->DefaultStack;
226 UINT32 ESP;
330 SS:ESP points to the real mode stack if THUNK_USER_STACK is
333 On output, values of CS, EIP, SS and ESP should be ignored.
334 ThunkFlags - THUNK_USER_STACK: The stack specified by SS:ESP would be
371 SS:ESP points to the real mode stack if THUNK_USER_STACK is
374 On output, values of CS, EIP, SS and ESP should be ignored.
    [all...]
Thunk16Lib.h 152 UINT32 ESP;
294 SS:ESP points to the real mode stack if THUNK_USER_STACK is
297 On output, values of CS, EIP, SS and ESP should be ignored.
302 THUNK_USER_STACK - The stack specified by SS:ESP would be
337 SS:ESP points to the real mode stack if THUNK_USER_STACK is
340 On output, values of CS, EIP, SS and ESP should be ignored.
345 THUNK_USER_STACK - The stack specified by SS:ESP would be
  /external/libpcap/
tokdefs.h 115 ESP = 325,
237 #define ESP 325
  /art/runtime/arch/x86/
context_x86.h 40 SetGPR(ESP, new_sp);
102 // Hold values for esp, eip and arg0 if they are not located within a stack frame. EIP is somewhat
  /external/libunwind/src/x86/
Gget_save_loc.c 44 case UNW_X86_ESP: loc = c->dwarf.loc[ESP]; break;
init.h 37 c->dwarf.loc[ESP] = DWARF_REG_LOC (&c->dwarf, UNW_X86_ESP);
  /device/linaro/bootloader/edk2/UefiCpuPkg/ResetVector/Vtf0/Ia32/
SearchForBfvBase.asm 27 ; Preserved: EDI, ESP
  /external/lzma/Asm/x86/
7zAsm.asm 50 x4 equ ESP
  /external/valgrind/coregrind/m_sigframe/
sigframe-x86-darwin.c 104 SC2(__esp,ESP);
124 SC2(ESP,__esp);
146 Addr esp; local
153 esp = sp_top_of_frame - sizeof(struct hacky_sigframe);
154 esp -= 4; /* ELF ABI says that esp+4 must be 16 aligned on
158 if (! ML_(sf_maybe_extend_stack)(tst, esp, sp_top_of_frame - esp, flags))
161 vg_assert(VG_IS_16_ALIGNED(esp+4));
163 frame = (struct hacky_sigframe *) esp;
223 Addr esp; local
    [all...]
  /device/linaro/bootloader/edk2/MdeModulePkg/Universal/EbcDxe/Ia32/
EbcLowLevel.asm 55 mov ebp, esp ; standard function prolog
59 mov ecx, dword ptr [esp]+0Ch
63 mov eax, dword ptr [esp] + 14h
64 mov edx, dword ptr [esp] + 10h
66 sub esp, eax
67 mov ebx, esp
82 ; equals the original esp, so set them equal
83 mov esp, ebp
86 mov esp, ebp
126 ; | RetAddr | <- ESP is here
    [all...]
  /external/swiftshader/third_party/LLVM/lib/Target/X86/
X86RegisterInfo.cpp 73 StackPtr = X86::ESP;
395 Reserved.set(X86::ESP);
529 // adjcallstackup instruction into a 'sub ESP, <amt>' and the
530 // adjcallstackdown instruction into 'add ESP, <amt>'
695 case X86::SPL: case X86::SP: case X86::ESP: case X86::RSP:
732 case X86::SPL: case X86::SP: case X86::ESP: case X86::RSP:
768 case X86::SPL: case X86::SP: case X86::ESP: case X86::RSP:
769 return X86::ESP;
804 case X86::SPL: case X86::SP: case X86::ESP: case X86::RSP:

Completed in 4521 milliseconds

12 3 4 5