Home | History | Annotate | Download | only in X86
      1 ; RUN: llc -mtriple=x86_64-pc-linux-gnu %s -o - -no-integrated-as | FileCheck %s
      2 
      3 ; C code this came from
      4 ;bool cas(float volatile *p, float *expected, float desired) {
      5 ;  bool success;
      6 ;  __asm__ __volatile__("lock; cmpxchg %[desired], %[mem]; "
      7 ;                       "mov %[expected], %[expected_out]; "
      8 ;                       "sete %[success]"
      9 ;                       : [success] "=a" (success),
     10 ;                         [expected_out] "=rm" (*expected)
     11 ;                       : [expected] "a" (*expected),
     12 ;                         [desired] "q" (desired),
     13 ;                         [mem] "m" (*p)
     14 ;                       : "memory", "cc");
     15 ;  return success;
     16 ;}
     17 
     18 define zeroext i1 @cas(float* %p, float* %expected, float %desired) nounwind {
     19 entry:
     20   %p.addr = alloca float*, align 8
     21   %expected.addr = alloca float*, align 8
     22   %desired.addr = alloca float, align 4
     23   %success = alloca i8, align 1
     24   store float* %p, float** %p.addr, align 8
     25   store float* %expected, float** %expected.addr, align 8
     26   store float %desired, float* %desired.addr, align 4
     27   %0 = load float*, float** %expected.addr, align 8
     28   %1 = load float*, float** %expected.addr, align 8
     29   %2 = load float, float* %1, align 4
     30   %3 = load float, float* %desired.addr, align 4
     31   %4 = load float*, float** %p.addr, align 8
     32   %5 = call i8 asm sideeffect "lock; cmpxchg $3, $4; mov $2, $1; sete $0", "={ax},=*rm,{ax},q,*m,~{memory},~{cc},~{dirflag},~{fpsr},~{flags}"(float* %0, float %2, float %3, float* %4) nounwind
     33   store i8 %5, i8* %success, align 1
     34   %6 = load i8, i8* %success, align 1
     35   %tobool = trunc i8 %6 to i1
     36   ret i1 %tobool
     37 }
     38 
     39 ; CHECK: @cas
     40 ; Make sure we're emitting a move from eax.
     41 ; CHECK: #APP
     42 ; CHECK-NEXT: lock;{{.*}}mov %eax,{{.*}}
     43 ; CHECK-NEXT: #NO_APP
     44 
     45 define zeroext i1 @cas2(i8* %p, i8* %expected, i1 zeroext %desired) nounwind {
     46 entry:
     47   %p.addr = alloca i8*, align 8
     48   %expected.addr = alloca i8*, align 8
     49   %desired.addr = alloca i8, align 1
     50   %success = alloca i8, align 1
     51   store i8* %p, i8** %p.addr, align 8
     52   store i8* %expected, i8** %expected.addr, align 8
     53   %frombool = zext i1 %desired to i8
     54   store i8 %frombool, i8* %desired.addr, align 1
     55   %0 = load i8*, i8** %expected.addr, align 8
     56   %1 = load i8*, i8** %expected.addr, align 8
     57   %2 = load i8, i8* %1, align 1
     58   %tobool = trunc i8 %2 to i1
     59   %3 = load i8, i8* %desired.addr, align 1
     60   %tobool1 = trunc i8 %3 to i1
     61   %4 = load i8*, i8** %p.addr, align 8
     62   %5 = call i8 asm sideeffect "lock; cmpxchg $3, $4; mov $2, $1; sete $0", "={ax},=*rm,{ax},q,*m,~{memory},~{cc},~{dirflag},~{fpsr},~{flags}"(i8* %0, i1 %tobool, i1 %tobool1, i8* %4) nounwind
     63   store i8 %5, i8* %success, align 1
     64   %6 = load i8, i8* %success, align 1
     65   %tobool2 = trunc i8 %6 to i1
     66   ret i1 %tobool2
     67 }
     68 
     69 ; CHECK: @cas2
     70 ; Make sure we're emitting a move from %al here.
     71 ; CHECK: #APP
     72 ; CHECK-NEXT: lock;{{.*}}mov %al,{{.*}}
     73 ; CHECK-NEXT: #NO_APP
     74