/toolchain/binutils/binutils-2.25/gas/testsuite/gas/mips/ |
r6.s | 194 bgezalc $2, ext 195 bgezalc $2, . + 4 + (-32768 << 2) 196 bgezalc $2, . + 4 + (32767 << 2) 197 bgezalc $2, 1f
|
r6-n32.d | 361 0+0428 <[^>]*> 18420000 bgezalc v0,0000042c <[^>]*> 364 0+0430 <[^>]*> 18420000 bgezalc v0,00000434 <[^>]*> 367 0+0438 <[^>]*> 18420000 bgezalc v0,0000043c <[^>]*> 370 0+0440 <[^>]*> 18420000 bgezalc v0,00000444 <[^>]*>
|
r6.d | 360 0+0428 <[^>]*> 1842ffff bgezalc v0,00000428 <[^>]*> 363 0+0430 <[^>]*> 18428000 bgezalc v0,fffe0434 <[^>]*> 366 0+0438 <[^>]*> 18427fff bgezalc v0,00020438 <[^>]*> 369 0+0440 <[^>]*> 1842ffff bgezalc v0,00000440 <[^>]*>
|
r6-n64.d | 529 0+0428 <[^>]*> 18420000 bgezalc v0,0+042c <[^>]*> 534 0+0430 <[^>]*> 18420000 bgezalc v0,0+0434 <[^>]*> 539 0+0438 <[^>]*> 18420000 bgezalc v0,0+043c <[^>]*> 544 0+0440 <[^>]*> 18420000 bgezalc v0,0+0444 <[^>]*>
|
/external/v8/src/mips/ |
assembler-mips.h | 629 void bgezalc(Register rt, int16_t offset); 630 inline void bgezalc(Register rt, Label* L) { 631 bgezalc(rt, shifted_branch_offset(L)); [all...] |
disasm-mips.cc | [all...] |
macro-assembler-mips.cc | [all...] |
assembler-mips.cc | 1440 void Assembler::bgezalc(Register rt, int16_t offset) { function in class:v8::Assembler [all...] |
/external/v8/src/mips64/ |
assembler-mips64.h | 633 void bgezalc(Register rt, int16_t offset); 634 inline void bgezalc(Register rt, Label* L) { 635 bgezalc(rt, shifted_branch_offset(L)); [all...] |
assembler-mips64.cc | 1427 void Assembler::bgezalc(Register rt, int16_t offset) { function in class:v8::internal::Assembler [all...] |
macro-assembler-mips64.cc | [all...] |
/external/llvm/test/MC/Mips/micromips32r6/ |
valid.s | 31 bgezalc $2, 1332 # CHECK: bgezalc $2, 1332 # encoding: [0xc0,0x42,0x02,0x9a] [all...] |