/external/llvm/lib/Target/Hexagon/ |
HexagonInstrInfoVector.td | 17 def V4I8: PatLeaf<(v4i8 IntRegs:$R)>; 39 defm : bitconvert_32<v4i8, i32>; 89 def: Pat<(v4i8 (HexagonVSPLATB I32:$Rs)), (S2_vsplatrb I32:$Rs)>; 253 // Adds two v4i8: Hexagon does not have an insn for this one, so we 255 def: Pat<(v4i8 (add (v4i8 IntRegs:$Rs), (v4i8 IntRegs:$Rt))), 258 // Subtract two v4i8: Hexagon does not have an insn for this one, so we 260 def: Pat<(v4i8 (sub (v4i8 IntRegs:$Rs), (v4i8 IntRegs:$Rt))) [all...] |
/external/llvm/test/CodeGen/X86/ |
2011-12-8-bitcastintprom.ll | 3 ; Make sure that the conversion between v4i8 to v2i16 is not a simple bitcast.
|
/external/clang/test/CodeGen/ |
builtins-mips.c | 10 typedef signed char v4i8 __attribute__ ((vector_size(4))); typedef 19 v4i8 v4i8_r, v4i8_a, v4i8_b, v4i8_c; 27 v4i8_a = (v4i8) {1, 2, 3, 0xFF}; 28 v4i8_b = (v4i8) {2, 4, 6, 8}; 91 v4i8_a = (v4i8) {1, 2, 3, 4}; 124 v4i8_a = (v4i8) {0x12, 0x34, 0x56, 0x78}; 142 v4i8_a = (v4i8) {1, 2, 3, 4}; 145 v4i8_a = (v4i8) {128, 64, 32, 16}; 168 v4i8_a = (v4i8) {0x1, 0x3, 0x5, 0x7}; 211 v4i8_b = (v4i8) {1, 2, 3, 4} [all...] |
/external/llvm/test/CodeGen/AArch64/ |
neon-truncStore-extLoad.ll | 34 define <4 x i32> @loadSExt.v4i8(<4 x i8>* %ref) { 35 ; CHECK-LABEL: loadSExt.v4i8: 42 define <4 x i32> @loadZExt.v4i8(<4 x i8>* %ref) { 43 ; CHECK-LABEL: loadZExt.v4i8:
|
/external/llvm/test/CodeGen/SystemZ/ |
vec-const-01.ll | 73 ; Test an all-zeros v4i8 that gets promoted to v16i8. 81 ; Test a mixed v4i8 that gets promoted to v16i8 (mask 0x9000).
|
vec-move-01.ll | 61 ; Test v4i8 moves.
|
/external/llvm/test/CodeGen/ARM/ |
2012-08-23-legalize-vmull.ll | 13 ; v4i8 54 ; v4i8 104 ; v4i8 x v4i16
|
/external/llvm/lib/Target/Mips/ |
MipsDSPInstrInfo.td | [all...] |
/external/llvm/test/CodeGen/Hexagon/vect/ |
vect-illegal-type.ll | 4 ; Used to fail with "Cannot select: ch = store x,x,x,<ST4[undef](align=8), trunc to v4i8>"
|
/external/llvm/lib/Target/X86/ |
X86TargetTransformInfo.cpp | 589 { ISD::UINT_TO_FP, MVT::v4f64, MVT::v4i8, 2 }, 621 { ISD::SIGN_EXTEND, MVT::v4i64, MVT::v4i8, 3 }, 622 { ISD::ZERO_EXTEND, MVT::v4i64, MVT::v4i8, 3 }, 634 { ISD::TRUNCATE, MVT::v4i8, MVT::v4i64, 2 }, 652 { ISD::SIGN_EXTEND, MVT::v4i64, MVT::v4i8, 6 }, 653 { ISD::ZERO_EXTEND, MVT::v4i64, MVT::v4i8, 4 }, 668 { ISD::TRUNCATE, MVT::v4i8, MVT::v4i64, 4 }, 676 { ISD::SINT_TO_FP, MVT::v4f32, MVT::v4i8, 3 }, 677 { ISD::SINT_TO_FP, MVT::v4f64, MVT::v4i8, 3 }, 689 { ISD::UINT_TO_FP, MVT::v4f32, MVT::v4i8, 2 } [all...] |
/external/swiftshader/third_party/LLVM/lib/VMCore/ |
ValueTypes.cpp | 121 case MVT::v4i8: return "v4i8"; 168 case MVT::v4i8: return VectorType::get(Type::getInt8Ty(Context), 4);
|
/external/llvm/include/llvm/IR/ |
IntrinsicsNVVM.td | [all...] |
/prebuilts/clang/host/darwin-x86/clang-3957855/prebuilt_include/llvm/include/llvm/IR/ |
IntrinsicsNVVM.td | [all...] |
/prebuilts/clang/host/darwin-x86/clang-3960126/prebuilt_include/llvm/include/llvm/IR/ |
IntrinsicsNVVM.td | [all...] |
/prebuilts/clang/host/darwin-x86/clang-3977809/prebuilt_include/llvm/include/llvm/IR/ |
IntrinsicsNVVM.td | [all...] |
/prebuilts/clang/host/darwin-x86/clang-4053586/prebuilt_include/llvm/include/llvm/IR/ |
IntrinsicsNVVM.td | [all...] |
/prebuilts/clang/host/linux-x86/clang-3957855/prebuilt_include/llvm/include/llvm/IR/ |
IntrinsicsNVVM.td | [all...] |
/prebuilts/clang/host/linux-x86/clang-3960126/prebuilt_include/llvm/include/llvm/IR/ |
IntrinsicsNVVM.td | [all...] |
/prebuilts/clang/host/linux-x86/clang-3977809/prebuilt_include/llvm/include/llvm/IR/ |
IntrinsicsNVVM.td | [all...] |
/prebuilts/clang/host/linux-x86/clang-4053586/prebuilt_include/llvm/include/llvm/IR/ |
IntrinsicsNVVM.td | [all...] |
/external/llvm/include/llvm/CodeGen/ |
MachineValueType.h | 70 v4i8 = 23, // 4 x i8 234 return (SimpleTy == MVT::v4i8 || SimpleTy == MVT::v2i16 || 327 case v4i8: 404 case v4i8: 462 case v4i8: 605 if (NumElements == 4) return MVT::v4i8;
|
/prebuilts/clang/host/darwin-x86/clang-3957855/prebuilt_include/llvm/include/llvm/CodeGen/ |
MachineValueType.h | 69 v4i8 = 23, // 4 x i8 232 return (SimpleTy == MVT::v32i1 || SimpleTy == MVT::v4i8 || 324 case v4i8: 401 case v4i8: 459 case v4i8: 602 if (NumElements == 4) return MVT::v4i8;
|
/prebuilts/clang/host/darwin-x86/clang-3960126/prebuilt_include/llvm/include/llvm/CodeGen/ |
MachineValueType.h | 69 v4i8 = 23, // 4 x i8 232 return (SimpleTy == MVT::v32i1 || SimpleTy == MVT::v4i8 || 324 case v4i8: 401 case v4i8: 459 case v4i8: 602 if (NumElements == 4) return MVT::v4i8;
|
/prebuilts/clang/host/darwin-x86/clang-3977809/prebuilt_include/llvm/include/llvm/CodeGen/ |
MachineValueType.h | 69 v4i8 = 23, // 4 x i8 232 return (SimpleTy == MVT::v32i1 || SimpleTy == MVT::v4i8 || 324 case v4i8: 401 case v4i8: 459 case v4i8: 602 if (NumElements == 4) return MVT::v4i8;
|
/prebuilts/clang/host/darwin-x86/clang-4053586/prebuilt_include/llvm/include/llvm/CodeGen/ |
MachineValueType.h | 69 v4i8 = 23, // 4 x i8 232 return (SimpleTy == MVT::v32i1 || SimpleTy == MVT::v4i8 || 324 case v4i8: 401 case v4i8: 459 case v4i8: 602 if (NumElements == 4) return MVT::v4i8;
|