1 Test stressing code generated for invoke-polymorphic instructions with 2 respect to Marking Register (on architectures supporting MR). 3