Home | History | Annotate | Download | only in AArch64
      1 ; RUN: llc < %s -march=arm64 -aarch64-neon-syntax=apple | FileCheck %s
      2 
      3 ; LowerCONCAT_VECTORS() was reversing the order of two parts.
      4 ; rdar://11558157
      5 ; rdar://11559553
      6 define <16 x i8> @test(<16 x i8> %q0, <16 x i8> %q1, i8* nocapture %dest) nounwind {
      7 entry:
      8 ; CHECK-LABEL: test:
      9 ; CHECK: ins.d v0[1], v1[0]
     10   %0 = bitcast <16 x i8> %q0 to <2 x i64>
     11   %shuffle.i = shufflevector <2 x i64> %0, <2 x i64> undef, <1 x i32> zeroinitializer
     12   %1 = bitcast <16 x i8> %q1 to <2 x i64>
     13   %shuffle.i4 = shufflevector <2 x i64> %1, <2 x i64> undef, <1 x i32> zeroinitializer
     14   %shuffle.i3 = shufflevector <1 x i64> %shuffle.i, <1 x i64> %shuffle.i4, <2 x i32> <i32 0, i32 1>
     15   %2 = bitcast <2 x i64> %shuffle.i3 to <16 x i8>
     16   ret <16 x i8> %2
     17 }
     18