Home | History | Annotate | Download | only in ARM

Lines Matching defs:Rt

1519 	unsigned Rt = fieldFromInstruction_4(Insn, 12, 4);
1528 // On stores, the writeback operand precedes Rt.
1545 if (!Check(&S, DecodeGPRRegisterClass(Inst, Rt, Address, Decoder)))
1548 // On loads, the writeback operand comes after Rt.
1578 if (writeback && (Rn == 15 || Rn == Rt))
1668 unsigned Rt = fieldFromInstruction_4(Insn, 12, 4);
1677 unsigned Rt2 = Rt + 1;
1681 // For {LD,ST}RD, Rt must be even, else undefined.
1689 if (Rt & 0x1) S = MCDisassembler_SoftFail;
1701 if (writeback && (Rn == 15 || Rn == Rt || Rn == Rt2))
1713 if (Rt == 15)
1715 if (writeback && (Rn == 15 || Rn == Rt))
1730 if (!type && (Rt2 == 15 || Rm == 15 || Rm == Rt || Rm == Rt2))
1734 if (writeback && (Rn == Rt || Rn == Rt2))
1741 if (Rt == 15)
1745 if (Rt == 15)
1749 if (!type && writeback && (Rn == 15 || Rn == Rt))
1759 if (Rt == 15)
1763 if (type && (Rt == 15 || (writeback && Rn == Rt)))
1765 if (!type && (Rt == 15 || Rm == 15))
1767 if (!type && writeback && (Rn == 15 || Rn == Rt))
1781 // On stores, the writeback operand precedes Rt.
1797 if (!Check(&S, DecodeGPRRegisterClass(Inst, Rt, Address, Decoder)))
1806 if (!Check(&S, DecodeGPRRegisterClass(Inst, Rt+1, Address, Decoder)))
1814 // On loads, the writeback operand comes after Rt.
3338 unsigned Rt = fieldFromInstruction_4(Insn, 12, 4);
3371 if (Rt == 15) {
3392 if (!Check(&S, DecodeGPRRegisterClass(Inst, Rt, Address, Decoder)))
3411 unsigned Rt = fieldFromInstruction_4(Insn, 12, 4);
3446 if (Rt == 15) {
3461 if (!Check(&S, DecodeGPRRegisterClass(Inst, Rt, Address, Decoder)))
3476 unsigned Rt = fieldFromInstruction_4(Insn, 12, 4);
3509 if (Rt == 15) {
3527 if (!Check(&S, DecodeGPRRegisterClass(Inst, Rt, Address, Decoder)))
3542 unsigned Rt = fieldFromInstruction_4(Insn, 12, 4);
3569 if (!Check(&S, DecoderGPRRegisterClass(Inst, Rt, Address, Decoder)))
3581 unsigned Rt = fieldFromInstruction_4(Insn, 12, 4);
3585 if (Rt == 15) {
3606 if (!Check(&S, DecodeGPRRegisterClass(Inst, Rt, Address, Decoder)))
3734 unsigned Rt = fieldFromInstruction_4(Insn, 12, 4);
3757 if (Rt == 15)
3777 if (!Check(&S, DecodeGPRRegisterClass(Inst, Rt, Address, Decoder)))
4112 unsigned Rt = fieldFromInstruction_4(Insn, 12, 4);
4119 if (!Check(&S, DecodeGPRPairRegisterClass(Inst, Rt, Address, Decoder)))
4135 unsigned Rt = fieldFromInstruction_4(Insn, 0, 4);
4142 if (Rn == 0xF || Rd == Rn || Rd == Rt || Rd == Rt+1)
4145 if (!Check(&S, DecodeGPRPairRegisterClass(Inst, Rt, Address, Decoder)))
4161 unsigned Rt = fieldFromInstruction_4(Insn, 12, 4);
4167 if (Rn == 0xF || Rn == Rt) S = MCDisassembler_SoftFail;
4169 if (!Check(&S, DecodeGPRRegisterClass(Inst, Rt, Address, Decoder)))
4187 unsigned Rt = fieldFromInstruction_4(Insn, 12, 4);
4194 if (Rn == 0xF || Rn == Rt) S = MCDisassembler_SoftFail;
4197 if (!Check(&S, DecodeGPRRegisterClass(Inst, Rt, Address, Decoder)))
4215 unsigned Rt = fieldFromInstruction_4(Insn, 12, 4);
4221 if (Rn == 0xF || Rn == Rt) S = MCDisassembler_SoftFail;
4225 if (!Check(&S, DecodeGPRRegisterClass(Inst, Rt, Address, Decoder)))
4241 unsigned Rt = fieldFromInstruction_4(Insn, 12, 4);
4247 if (Rn == 0xF || Rn == Rt) S = MCDisassembler_SoftFail;
4251 if (!Check(&S, DecodeGPRRegisterClass(Inst, Rt, Address, Decoder)))
4799 unsigned Rt = fieldFromInstruction_4(Insn, 12, 4);
4805 if (Rt == 0xF || Rt2 == 0xF || Rm == 0x1F)
4812 if (!Check(&S, DecodeGPRRegisterClass(Inst, Rt , Address, Decoder)))
4826 unsigned Rt = fieldFromInstruction_4(Insn, 12, 4);
4832 if (Rt == 0xF || Rt2 == 0xF || Rm == 0x1F)
4835 if (!Check(&S, DecodeGPRRegisterClass(Inst, Rt , Address, Decoder)))
4874 unsigned Rt = fieldFromInstruction_4(Insn, 12, 4);
4885 if (writeback && (Rn == Rt || Rn == Rt2))
4887 if (Rt == Rt2)
4890 // Rt
4891 if (!Check(&S, DecoderGPRRegisterClass(Inst, Rt, Address, Decoder)))
4911 unsigned Rt = fieldFromInstruction_4(Insn, 12, 4);
4922 if (writeback && (Rn == Rt || Rn == Rt2))
4928 // Rt
4929 if (!Check(&S, DecoderGPRRegisterClass(Inst, Rt, Address, Decoder)))
4974 unsigned Rt = fieldFromInstruction_4(Insn, 12, 4);
4984 if (Rt == Rn || Rn == Rt2)
4987 if (!Check(&S, DecodeGPRnopcRegisterClass(Inst, Rt, Address, Decoder)))
5067 unsigned Rt = fieldFromInstruction_4(Val, 12, 4);
5072 if (fieldFromInstruction_4(Val, 8, 4) != 0 || Rn == Rt)
5075 if (!Check(&S, DecodeGPRnopcRegisterClass(Inst, Rt, Address, Decoder)))
5098 unsigned Rt = fieldFromInstruction_4(Val, 12, 4);
5104 if (Rt == Rt2)
5109 if (!Check(&S, DecodeGPRnopcRegisterClass(Inst, Rt, Address, Decoder)))