Home | History | Annotate | Download | only in ARM

Lines Matching refs:N2

4697 /// vrev: N2 = [b1 b0 b3 b2 b5 b4 b7 b6]
4700 /// N3=N1+N2 = [k0 k0 k1 k1 k2 k2 k3 k3] (k0 = b0+b1 = bit-count of 16-bit v0,
4709 SDValue N2 = DAG.getNode(ARMISD::VREV16, DL, VT8Bit, N1);
4710 SDValue N3 = DAG.getNode(ISD::ADD, DL, VT8Bit, N1, N2);
4753 /// N2 =+[k1 k3 k0 k2 ]
4769 SDValue N2 = DAG.getNode(ARMISD::VUZP, DL, VT16Bit, N1, N1);
4772 SDValue Extended = DAG.getNode(ISD::ZERO_EXTEND, DL, MVT::v4i32, N2);
4776 SDValue Extracted = DAG.getNode(ISD::EXTRACT_SUBVECTOR, DL, MVT::v4i16, N2,
6745 SDValue N2;
6757 N2 = DAG.getNode(ISD::INTRINSIC_WO_CHAIN, dl, MVT::v4f32,
6762 N1, N2);
6763 N2 = DAG.getNode(ISD::FMUL, dl, MVT::v4f32, N1, N2);
6768 N0 = DAG.getNode(ISD::FMUL, dl, MVT::v4f32, N0, N2);
6788 SDValue N2, N3;
6794 N2 = DAG.getNode(ISD::EXTRACT_SUBVECTOR, dl, MVT::v4i16, N0,
6804 N2 = LowerSDIV_v4i8(N2, N3, dl, DAG); // v4i16
6806 N0 = DAG.getNode(ISD::CONCAT_VECTORS, dl, MVT::v8i16, N0, N2);
6824 SDValue N2, N3;
6830 N2 = DAG.getNode(ISD::EXTRACT_SUBVECTOR, dl, MVT::v4i16, N0,
6840 N2 = LowerSDIV_v4i16(N2, N3, dl, DAG); // v4i16
6842 N0 = DAG.getNode(ISD::CONCAT_VECTORS, dl, MVT::v8i16, N0, N2);
6864 N2 = DAG.getNode(ISD::INTRINSIC_WO_CHAIN, dl, MVT::v4f32,
6869 BN1, N2);
6870 N2 = DAG.getNode(ISD::FMUL, dl, MVT::v4f32, N1, N2);
6873 BN1, N2);
6874 N2 = DAG.getNode(ISD::FMUL, dl, MVT::v4f32, N1, N2);
6879 N0 = DAG.getNode(ISD::FMUL, dl, MVT::v4f32, N0, N2);
8613 SDValue N2 = N->getOperand(2);
8616 OtherOp = N2;
8619 if (isZeroOrAllOnes(N2, AllOnes)) {