Home | History | Annotate | Download | only in ARM

Lines Matching refs:RegVT

2176         EVT RegVT = VA.getLocVT();
2190 if (RegVT == MVT::v2f64) {
3265 EVT RegVT = VA.getLocVT();
3299 if (RegVT == MVT::f32)
3301 else if (RegVT == MVT::f64)
3303 else if (RegVT == MVT::v2f64)
3305 else if (RegVT == MVT::i32)
3309 llvm_unreachable("RegVT not supported by FORMAL_ARGUMENTS Lowering");
3313 ArgValue = DAG.getCopyFromReg(Chain, dl, Reg, RegVT);
3326 ArgValue = DAG.getNode(ISD::AssertSext, dl, RegVT, ArgValue,
3331 ArgValue = DAG.getNode(ISD::AssertZext, dl, RegVT, ArgValue,