Lines Matching full:dst1
2185 def A5_ACS : MInst2 <(outs DoubleRegs:$dst1, PredRegs:$dst2),2187 "$dst1,$dst2 = vacsh($src1,$src2)", [],2188 "$dst1 = $_src_" >, Requires<[HasV55T]>, A5_ACS_enc;