Home | History | Annotate | Download | only in Hexagon

Lines Matching defs:Rs

81     void collectIndRegsForLoop(const MachineLoop *L, USet &Rs);
122 const USet &Rs = I.second;
123 if (Rs.find(Reg) != Rs.end())
431 USet &Rs) {
514 Rs.insert(DP.begin(), End);
515 Rs.insert(CmpR1);
516 Rs.insert(CmpR2);
520 dump_partition(dbgs(), Rs, *TRI);
537 USet Rs;
540 Rs.clear();
541 Rs);
542 if (!Rs.empty())
543 IRM.insert(std::make_pair(L, Rs));
728 unsigned RS = getRegState(Op1);
731 .addReg(Op1.getReg(), RS & ~RegState::Kill, Op1.getSubReg());
733 .addReg(Op1.getReg(), RS, Op1.getSubReg())
762 unsigned RS = getRegState(Op1);
771 .addReg(Op1.getReg(), RS & ~RegState::Kill, LoSR);
773 .addReg(Op1.getReg(), RS, HiSR);
796 .addReg(Op1.getReg(), RS & ~RegState::Kill, LoSR);
799 .addReg(Op1.getReg(), RS & ~RegState::Kill, LoSR);
802 .addReg(Op1.getReg(), RS & ~RegState::Kill, LoSR)
808 .addReg(Op1.getReg(), RS & ~RegState::Kill, LoSR)
814 .addReg(Op1.getReg(), RS, HiSR)
819 .addReg(Op1.getReg(), RS & ~RegState::Kill, HiSR)
824 .addReg(Op1.getReg(), RS, HiSR)
830 .addReg(Op1.getReg(), RS & ~RegState::Kill, (Left ? LoSR : HiSR));
836 .addReg(Op1.getReg(), RS, HiSR)
842 .addReg(Op1.getReg(), RS & ~RegState::Kill, LoSR);
845 .addReg(Op1.getReg(), RS & ~RegState::Kill, HiSR);
848 .addReg(Op1.getReg(), RS & ~RegState::Kill, (Left ? LoSR : HiSR))
853 .addReg(Op1.getReg(), RS, HiSR)