HomeSort by relevance Sort by last modified time
    Searched refs:uqrshrn (Results 1 - 19 of 19) sorted by null

  /external/llvm/test/MC/AArch64/
neon-scalar-shift-imm.s 157 uqrshrn b10, h12, #5
158 uqrshrn h12, s10, #14
159 uqrshrn s10, d10, #25
161 // CHECK: uqrshrn b10, h12, #5 // encoding: [0x8a,0x9d,0x0b,0x7f]
162 // CHECK: uqrshrn h12, s10, #14 // encoding: [0x4c,0x9d,0x12,0x7f]
163 // CHECK: uqrshrn s10, d10, #25 // encoding: [0x4a,0x9d,0x27,0x7f]
neon-simd-shift.s 385 uqrshrn v0.8b, v1.8h, #3
386 uqrshrn v0.4h, v1.4s, #3
387 uqrshrn v0.2s, v1.2d, #3
392 // CHECK: uqrshrn v0.8b, v1.8h, #3 // encoding: [0x20,0x9c,0x0d,0x2f]
393 // CHECK: uqrshrn v0.4h, v1.4s, #3 // encoding: [0x20,0x9c,0x1d,0x2f]
394 // CHECK: uqrshrn v0.2s, v1.2d, #3 // encoding: [0x20,0x9c,0x3d,0x2f]
arm64-advsimd.s     [all...]
neon-diagnostics.s     [all...]
  /frameworks/rs/cpu_ref/
rsCpuIntrinsics_advsimd_YuvToRGB.S 124 uqrshrn v0.8b, v0.8h, #6
125 uqrshrn v16.8b, v16.8h, #6
126 uqrshrn v1.8b, v1.8h, #7
127 uqrshrn v17.8b, v17.8h, #7
128 uqrshrn v2.8b, v2.8h, #6
129 uqrshrn v18.8b, v18.8h, #6
131 uqrshrn v4.8b, v4.8h, #6
132 uqrshrn v20.8b, v20.8h, #6
133 uqrshrn v5.8b, v5.8h, #7
134 uqrshrn v21.8b, v21.8h, #
    [all...]
rsCpuIntrinsics_advsimd_Blend.S 299 uqrshrn v0.8b, v0.8h, #8
301 uqrshrn v1.8b, v1.8h, #8
303 uqrshrn v2.8b, v2.8h, #8
346 uqrshrn v0.8b, v0.8h, #8
348 uqrshrn v1.8b, v1.8h, #8
350 uqrshrn v2.8b, v2.8h, #8
rsCpuIntrinsics_advsimd_Blur.S 228 2: uqrshrn v10.4h, v12.4s, #16 - FRACTION_BITS
232 uqrshrn v11.4h, v14.4s, #16 - FRACTION_BITS
329 uqrshrn v14.4h, v14.4s, #16
331 uqrshrn v15.8b, v14.8h, #FRACTION_BITS
461 uqrshrn v14.4h, v14.4s, #16
463 uqrshrn v15.8b, v14.8h, #FRACTION_BITS
659 uqrshrn v14.4h, v14.4s, #16
661 uqrshrn v15.8b, v14.8h, #FRACTION_BITS
715 uqrshrn v14.4h, v14.4s, #16
717 uqrshrn v15.8b, v14.8h, #FRACTION_BIT
    [all...]
rsCpuIntrinsics_advsimd_3DLUT.S 98 uqrshrn \dst, v14.8h, #8
  /toolchain/binutils/binutils-2.27/gas/testsuite/gas/aarch64/
illegal.s 166 uqrshrn v0.2s, v1.2s, 32
490 uqrshrn h0, s1, #63
illegal.l 116 [^:]*:166: Error: .*`uqrshrn v0.2s,v1.2s,32'
516 [^:]*:490: Error: .*`uqrshrn h0,s1,#63'
  /external/vixl/test/aarch64/
test-trace-aarch64.cc     [all...]
test-simulator-aarch64.cc     [all...]
  /external/valgrind/none/tests/arm64/
fp_and_simd.stdout.exp     [all...]
  /external/vixl/src/aarch64/
simulator-aarch64.cc     [all...]
assembler-aarch64.h     [all...]
macro-assembler-aarch64.h     [all...]
simulator-aarch64.h     [all...]
assembler-aarch64.cc     [all...]
logic-aarch64.cc 2731 LogicVRegister Simulator::uqrshrn(VectorFormat vform, function in class:vixl::aarch64::Simulator
    [all...]

Completed in 663 milliseconds