HomeSort by relevance Sort by last modified time
    Searched refs:FS (Results 26 - 50 of 809) sorted by null

12 3 4 5 6 7 8 91011>>

  /external/swiftshader/third_party/LLVM/lib/Target/SystemZ/
SystemZSubtarget.cpp 28 const std::string &FS):
29 SystemZGenSubtargetInfo(TT, CPU, FS), HasZ10Insts(false) {
35 ParseSubtargetFeatures(CPUName, FS);
SystemZTargetMachine.cpp 25 StringRef FS, Reloc::Model RM,
27 : LLVMTargetMachine(T, TT, CPU, FS, RM, CM),
28 Subtarget(TT, CPU, FS),
SystemZSubtarget.h 35 const std::string &FS);
39 void ParseSubtargetFeatures(StringRef CPU, StringRef FS);
  /external/swiftshader/third_party/LLVM/lib/Target/XCore/
XCoreTargetMachine.cpp 23 StringRef CPU, StringRef FS,
25 : LLVMTargetMachine(T, TT, CPU, FS, RM, CM),
26 Subtarget(TT, CPU, FS),
  /external/llvm/lib/Target/Lanai/
LanaiSubtarget.cpp 26 void LanaiSubtarget::initSubtargetFeatures(StringRef CPU, StringRef FS) {
31 ParseSubtargetFeatures(CPUName, FS);
35 StringRef FS) {
36 initSubtargetFeatures(CPU, FS);
LanaiSubtarget.h 42 void ParseSubtargetFeatures(StringRef CPU, StringRef FS);
44 LanaiSubtarget &initializeSubtargetDependencies(StringRef CPU, StringRef FS);
46 void initSubtargetFeatures(StringRef CPU, StringRef FS);
  /prebuilts/gcc/linux-x86/host/x86_64-linux-glibc2.15-4.8/sysroot/usr/include/i386-linux-gnu/sys/
reg.h 34 #define FS 9
  /external/swiftshader/third_party/LLVM/lib/Target/Mips/
MipsTargetMachine.cpp 37 StringRef CPU, StringRef FS,
40 LLVMTargetMachine(T, TT, CPU, FS, RM, CM),
41 Subtarget(TT, CPU, FS, isLittle),
56 StringRef CPU, StringRef FS,
58 MipsTargetMachine(T, TT, CPU, FS, RM, CM, false) {}
62 StringRef CPU, StringRef FS,
64 MipsTargetMachine(T, TT, CPU, FS, RM, CM, true) {}
68 StringRef CPU, StringRef FS,
70 MipsTargetMachine(T, TT, CPU, FS, RM, CM, false) {}
74 StringRef CPU, StringRef FS,
    [all...]
  /external/ltp/testscripts/build/
default_runtest_set.awk 34 BEGIN { RS="\n"; FS=" "; }
  /external/swiftshader/third_party/LLVM/lib/Target/Blackfin/
BlackfinSubtarget.h 40 const std::string &FS);
44 void ParseSubtargetFeatures(StringRef CPU, StringRef FS);
  /external/swiftshader/third_party/LLVM/lib/Target/CBackend/
CTargetMachine.h 24 StringRef CPU, StringRef FS,
26 : TargetMachine(T, TT, CPU, FS) {}
  /external/swiftshader/third_party/LLVM/lib/Target/CppBackend/
CPPTargetMachine.h 26 StringRef CPU, StringRef FS,
28 : TargetMachine(T, TT, CPU, FS) {}
  /external/swiftshader/third_party/LLVM/lib/Target/PowerPC/
PPCTargetMachine.cpp 30 StringRef CPU, StringRef FS,
33 : LLVMTargetMachine(T, TT, CPU, FS, RM, CM),
34 Subtarget(TT, CPU, FS, is64Bit),
46 StringRef CPU, StringRef FS,
48 : PPCTargetMachine(T, TT, CPU, FS, RM, CM, false) {
53 StringRef CPU, StringRef FS,
55 : PPCTargetMachine(T, TT, CPU, FS, RM, CM, true) {
  /external/llvm/lib/Target/AMDGPU/
AMDGPUSubtarget.cpp 38 StringRef GPU, StringRef FS) {
51 FullFS += FS;
70 AMDGPUSubtarget::AMDGPUSubtarget(const Triple &TT, StringRef GPU, StringRef FS,
72 : AMDGPUGenSubtargetInfo(TT, GPU, FS),
120 initializeSubtargetDependencies(TT, GPU, FS);
181 R600Subtarget::R600Subtarget(const Triple &TT, StringRef GPU, StringRef FS,
183 AMDGPUSubtarget(TT, GPU, FS, TM),
188 SISubtarget::SISubtarget(const Triple &TT, StringRef GPU, StringRef FS,
190 AMDGPUSubtarget(TT, GPU, FS, TM),
  /external/clang/lib/Analysis/
FormatStringParsing.h 47 bool ParseLengthModifier(FormatSpecifier &FS, const char *&Beg, const char *E,
57 T FS;
64 const T &fs)
65 : FS(fs), Start(start), Stop(false) {}
72 return FS;
74 const T &getValue() { return FS; }
  /external/llvm/lib/Target/Mips/
MipsTargetMachine.cpp 94 StringRef CPU, StringRef FS,
100 CPU, FS, Options, getEffectiveRelocModel(CM, RM), CM,
104 Subtarget(nullptr), DefaultSubtarget(TT, CPU, FS, isLittle, *this),
105 NoMips16Subtarget(TT, CPU, FS.empty() ? "-mips16" : FS.str() + ",-mips16",
107 Mips16Subtarget(TT, CPU, FS.empty() ? "+mips16" : FS.str() + ",+mips16",
118 StringRef CPU, StringRef FS,
123 : MipsTargetMachine(T, TT, CPU, FS, Options, RM, CM, OL, false) {}
128 StringRef CPU, StringRef FS,
    [all...]
  /external/llvm/lib/Target/Sparc/
SparcSubtarget.cpp 30 StringRef FS) {
60 ParseSubtargetFeatures(CPUName, FS);
70 const std::string &FS, const TargetMachine &TM,
72 : SparcGenSubtargetInfo(TT, CPU, FS), TargetTriple(TT), Is64Bit(is64Bit),
73 InstrInfo(initializeSubtargetDependencies(CPU, FS)), TLInfo(TM, *this),
  /external/webrtc/webrtc/modules/audio_coding/codecs/isac/main/test/QA/
runiSACLongtest.txt 45 $ISAC -I -B $RATE -FL $FRAMESIZE -FS 16 $INDIR/"$file" $OUTDIR/i_"$FRAMESIZE"_"$RATE"_"$file" >> $LOGFILE
51 $ISAC -B $INDIR/${CHANNELLIST[$idx]} -FS 16 $INDIR/"$file" $OUTDIR/a_${name%.*}_"$file" >> $LOGFILE
88 $ISAC -B $INDIR/${CHANNELLIST[0]} -FL 30 -FIXED_FL -FS 16 $INDIR/"$file" $OUTDIR/a30_"$file" >> $LOGFILE
91 $ISAC -B $INDIR/${CHANNELLIST[0]} -FL 60 -FIXED_FL -FS 16 $INDIR/"$file" $OUTDIR/a60_"$file" >> $LOGFILE
96 $ISAC -B $INDIR/${CHANNELLIST[0]} -INITRATE 25000 -FL 30 -FS 16 $INDIR/"$file" $OUTDIR/a60_Init25kbps_"$file" >> $LOGFILE
128 $ISAC -I -B $RATE -FL 30 -FS 32 $INDIR/"$file" $OUTDIR/swb_"$RATE"_"$file" >> $LOGFILE
152 $ISAC -B 10000 -FS 16 ../data/orig/speech_and_misc_WB.pcm \
160 $ISAC -B 10000 -FL 30 -FIXED_FL -FS 16 ../data/orig/speech_and_misc_WB.pcm \
167 $ISAC -B 32000 -FS 16 ../data/orig/speech_and_misc_WB.pcm \
175 $ISAC -B 32000 -FL 60 -FIXED_FL -FS 16 ../data/orig/speech_and_misc_WB.pcm
    [all...]
  /external/llvm/lib/Target/MSP430/
MSP430Subtarget.h 45 const std::string &FS, const TargetMachine &TM);
47 MSP430Subtarget &initializeSubtargetDependencies(StringRef CPU, StringRef FS);
51 void ParseSubtargetFeatures(StringRef CPU, StringRef FS);
  /external/llvm/lib/Target/WebAssembly/
WebAssemblySubtarget.h 47 WebAssemblySubtarget &initializeSubtargetDependencies(StringRef FS);
53 const std::string &FS, const TargetMachine &TM);
80 void ParseSubtargetFeatures(StringRef CPU, StringRef FS);
  /external/swiftshader/third_party/LLVM/include/llvm/MC/
MCSubtargetInfo.h 39 uint64_t FeatureBits; // Feature bits for current CPU + FS
42 void InitMCSubtargetInfo(StringRef TT, StringRef CPU, StringRef FS,
62 uint64_t ReInitMCSubtargetInfo(StringRef CPU, StringRef FS);
70 uint64_t ToggleFeature(StringRef FS);
  /external/swiftshader/third_party/LLVM/lib/Target/Alpha/
AlphaTargetMachine.cpp 26 StringRef CPU, StringRef FS,
28 : LLVMTargetMachine(T, TT, CPU, FS, RM, CM),
31 Subtarget(TT, CPU, FS),
  /external/swiftshader/third_party/LLVM/lib/Target/CellSPU/
SPUSubtarget.cpp 27 const std::string &FS) :
28 SPUGenSubtargetInfo(TT, CPU, FS),
38 ParseSubtargetFeatures(default_cpu, FS);
  /external/swiftshader/third_party/LLVM/lib/Target/MBlaze/
MBlazeSubtarget.cpp 28 const std::string &FS):
29 MBlazeGenSubtargetInfo(TT, CPU, FS),
37 ParseSubtargetFeatures(CPUName, FS);
MBlazeTargetMachine.cpp 36 StringRef CPU, StringRef FS,
38 LLVMTargetMachine(T, TT, CPU, FS, RM, CM),
39 Subtarget(TT, CPU, FS),

Completed in 553 milliseconds

12 3 4 5 6 7 8 91011>>