Home | History | Annotate | Download | only in AMDGPU
      1 ; RUN: llc -march=amdgcn -mcpu=SI -verify-machineinstrs < %s | FileCheck -check-prefix=SI %s
      2 ; RUN: llc -march=amdgcn -mcpu=tonga -verify-machineinstrs < %s | FileCheck -check-prefix=SI %s
      3 
      4 ; SILowerI1Copies was not handling IMPLICIT_DEF
      5 ; SI-LABEL: {{^}}br_implicit_def:
      6 ; SI: BB#0:
      7 ; SI-NEXT: s_and_b64 vcc, exec
      8 ; SI-NEXT: s_cbranch_vccnz
      9 define void @br_implicit_def(i32 addrspace(1)* %out, i32 %arg) #0 {
     10 bb:
     11   br i1 undef, label %bb1, label %bb2
     12 
     13 bb1:
     14   store volatile i32 123, i32 addrspace(1)* %out
     15   ret void
     16 
     17 bb2:
     18   ret void
     19 }
     20 
     21 attributes #0 = { nounwind }
     22