Home | History | Annotate | Download | only in ARM
      1 ; RUN: llc < %s -O0 -verify-machineinstrs -regalloc=fast
      2 ; Previously we'd crash as out of registers on this input by clobbering all of
      3 ; the aliases.
      4 target datalayout = "e-p:32:32:32-i1:8:32-i8:8:32-i16:16:32-i32:32:32-i64:32:32-f32:32:32-f64:32:32-v64:32:64-v128:32:128-a0:0:32-n32"
      5 target triple = "thumbv7-apple-darwin10.0.0"
      6 
      7 define void @_Z8TestCasev() nounwind ssp {
      8 entry:
      9   %a = alloca float, align 4
     10   %tmp = load float, float* %a, align 4
     11   call void asm sideeffect "", "w,~{s0},~{s16}"(float %tmp) nounwind, !srcloc !0
     12   ret void
     13 }
     14 
     15 !0 = !{i32 109}
     16