Home | History | Annotate | Download | only in ARM
      1 ;PR14492 - Tablegen incorrectly converts ARM tLDMIA_UPD pseudo to tLDMIA
      2 ;RUN: llc -mtriple=thumbv7 < %s  | FileCheck -check-prefix=EXPECTED %s
      3 ;RUN: llc -mtriple=thumbv7 < %s  | FileCheck %s
      4 
      5 ;EXPECTED-LABEL: foo:
      6 ;CHECK-LABEL: foo:
      7 define i32 @foo(i32* %a) nounwind optsize {
      8 entry:
      9   %0 = load i32, i32* %a, align 4
     10   %arrayidx1 = getelementptr inbounds i32, i32* %a, i32 1
     11   %1 = load i32, i32* %arrayidx1, align 4
     12   %arrayidx2 = getelementptr inbounds i32, i32* %a, i32 2
     13   %2 = load i32, i32* %arrayidx2, align 4
     14   %add.ptr = getelementptr inbounds i32, i32* %a, i32 3
     15 ;Make sure we do not have a duplicated register in the front of the reg list
     16 ;EXPECTED:  ldm [[BASE:r[0-9]+]]!, {[[REG:r[0-9]+]], {{r[0-9]+}},
     17 ;CHECK-NOT: ldm [[BASE:r[0-9]+]]!, {[[REG:r[0-9]+]], [[REG]],
     18   tail call void @bar(i32* %add.ptr) nounwind optsize
     19   %add = add nsw i32 %1, %0
     20   %add3 = add nsw i32 %add, %2
     21   ret i32 %add3
     22 }
     23 
     24 declare void @bar(i32*) optsize
     25