Home | History | Annotate | Download | only in arm
      1 // Inferno utils/5c/list.c
      2 // https://bitbucket.org/inferno-os/inferno-os/src/default/utils/5c/list.c
      3 //
      4 //	Copyright  1994-1999 Lucent Technologies Inc.  All rights reserved.
      5 //	Portions Copyright  1995-1997 C H Forsyth (forsyth (a] terzarima.net)
      6 //	Portions Copyright  1997-1999 Vita Nuova Limited
      7 //	Portions Copyright  2000-2007 Vita Nuova Holdings Limited (www.vitanuova.com)
      8 //	Portions Copyright  2004,2006 Bruce Ellis
      9 //	Portions Copyright  2005-2007 C H Forsyth (forsyth (a] terzarima.net)
     10 //	Revisions Copyright  2000-2007 Lucent Technologies Inc. and others
     11 //	Portions Copyright  2009 The Go Authors. All rights reserved.
     12 //
     13 // Permission is hereby granted, free of charge, to any person obtaining a copy
     14 // of this software and associated documentation files (the "Software"), to deal
     15 // in the Software without restriction, including without limitation the rights
     16 // to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
     17 // copies of the Software, and to permit persons to whom the Software is
     18 // furnished to do so, subject to the following conditions:
     19 //
     20 // The above copyright notice and this permission notice shall be included in
     21 // all copies or substantial portions of the Software.
     22 //
     23 // THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
     24 // IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
     25 // FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL THE
     26 // AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
     27 // LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
     28 // OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
     29 // THE SOFTWARE.
     30 
     31 package arm
     32 
     33 import (
     34 	"cmd/internal/obj"
     35 	"fmt"
     36 )
     37 
     38 func init() {
     39 	obj.RegisterRegister(obj.RBaseARM, MAXREG, rconv)
     40 	obj.RegisterOpcode(obj.ABaseARM, Anames)
     41 	obj.RegisterRegisterList(obj.RegListARMLo, obj.RegListARMHi, rlconv)
     42 }
     43 
     44 func rconv(r int) string {
     45 	if r == 0 {
     46 		return "NONE"
     47 	}
     48 	if r == REGG {
     49 		// Special case.
     50 		return "g"
     51 	}
     52 	if REG_R0 <= r && r <= REG_R15 {
     53 		return fmt.Sprintf("R%d", r-REG_R0)
     54 	}
     55 	if REG_F0 <= r && r <= REG_F15 {
     56 		return fmt.Sprintf("F%d", r-REG_F0)
     57 	}
     58 
     59 	switch r {
     60 	case REG_FPSR:
     61 		return "FPSR"
     62 
     63 	case REG_FPCR:
     64 		return "FPCR"
     65 
     66 	case REG_CPSR:
     67 		return "CPSR"
     68 
     69 	case REG_SPSR:
     70 		return "SPSR"
     71 	}
     72 
     73 	return fmt.Sprintf("Rgok(%d)", r-obj.RBaseARM)
     74 }
     75 
     76 func DRconv(a int) string {
     77 	s := "C_??"
     78 	if a >= C_NONE && a <= C_NCLASS {
     79 		s = cnames5[a]
     80 	}
     81 	var fp string
     82 	fp += s
     83 	return fp
     84 }
     85 
     86 func rlconv(list int64) string {
     87 	str := ""
     88 	for i := 0; i < 16; i++ {
     89 		if list&(1<<uint(i)) != 0 {
     90 			if str == "" {
     91 				str += "["
     92 			} else {
     93 				str += ","
     94 			}
     95 			// This is ARM-specific; R10 is g.
     96 			if i == REGG-REG_R0 {
     97 				str += "g"
     98 			} else {
     99 				str += fmt.Sprintf("R%d", i)
    100 			}
    101 		}
    102 	}
    103 
    104 	str += "]"
    105 	return str
    106 }
    107