HomeSort by relevance Sort by last modified time
    Searched defs:AddDReg (Results 1 - 3 of 3) sorted by null

  /external/swiftshader/third_party/LLVM/lib/Target/ARM/
ARMBaseInstrInfo.cpp 690 MachineInstrBuilder &AddDReg(MachineInstrBuilder &MIB,
770 MIB = AddDReg(MIB, SrcReg, ARM::dsub_0, getKillRegState(isKill), TRI);
771 MIB = AddDReg(MIB, SrcReg, ARM::dsub_1, 0, TRI);
772 MIB = AddDReg(MIB, SrcReg, ARM::dsub_2, 0, TRI);
773 AddDReg(MIB, SrcReg, ARM::dsub_3, 0, TRI);
784 MIB = AddDReg(MIB, SrcReg, ARM::dsub_0, getKillRegState(isKill), TRI);
785 MIB = AddDReg(MIB, SrcReg, ARM::dsub_1, 0, TRI);
786 MIB = AddDReg(MIB, SrcReg, ARM::dsub_2, 0, TRI);
787 MIB = AddDReg(MIB, SrcReg, ARM::dsub_3, 0, TRI);
788 MIB = AddDReg(MIB, SrcReg, ARM::dsub_4, 0, TRI)
    [all...]
  /external/llvm/lib/Target/ARM/
ARMBaseInstrInfo.cpp 852 ARMBaseInstrInfo::AddDReg(MachineInstrBuilder &MIB, unsigned Reg,
899 AddDReg(MIB, SrcReg, ARM::gsub_0, getKillRegState(isKill), TRI);
900 AddDReg(MIB, SrcReg, ARM::gsub_1, 0, TRI);
910 AddDReg(MIB, SrcReg, ARM::gsub_0, getKillRegState(isKill), TRI);
911 AddDReg(MIB, SrcReg, ARM::gsub_1, 0, TRI);
    [all...]
  /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/ARM/
ARMBaseInstrInfo.cpp     [all...]

Completed in 1326 milliseconds