HomeSort by relevance Sort by last modified time
    Searched refs:GRF_BASE (Results 1 - 20 of 20) sorted by null

  /external/u-boot/arch/arm/mach-rockchip/
rk3036-board-spl.c 16 #define GRF_BASE 0x20008000
23 struct rk3036_grf * const grf = (void *)GRF_BASE;
rk322x-board-spl.c 23 #define GRF_BASE 0x11000000
30 static struct rk322x_grf * const grf = (void *)GRF_BASE;
rk3288-board-tpl.c 21 #define GRF_BASE 0xff770000
29 struct rk3288_grf * const grf = (void *)GRF_BASE;
rk322x-board.c 34 #define GRF_BASE 0x11000000
35 struct rk322x_grf * const grf = (void *)GRF_BASE;
rk3399-board-spl.c 82 #define GRF_BASE 0xff770000
83 struct rk3399_grf_regs * const grf = (void *)GRF_BASE;
rk3188-board-spl.c 104 #define GRF_BASE 0x20008000
105 struct rk3188_grf * const grf = (void *)GRF_BASE;
rk3288-board-spl.c 154 #define GRF_BASE 0xff770000
155 struct rk3288_grf * const grf = (void *)GRF_BASE;
  /device/linaro/bootloader/arm-trusted-firmware/plat/rockchip/rk3399/drivers/pmu/
pmu.c 834 mmio_write_32(GRF_BASE + GRF_SOC_CON4, CCI_FORCE_WAKEUP);
907 iomux_status[i] = mmio_read_32(GRF_BASE +
909 pull_mode_status[i] = mmio_read_32(GRF_BASE +
930 mmio_write_32(GRF_BASE + GRF_GPIO3A_IOMUX,
932 mmio_write_32(GRF_BASE + GRF_GPIO3B_IOMUX,
934 mmio_write_32(GRF_BASE + GRF_GPIO3C_IOMUX,
938 mmio_write_32(GRF_BASE + GRF_GPIO3A_P, REG_SOC_WMSK | 0);
939 mmio_write_32(GRF_BASE + GRF_GPIO3B_P, REG_SOC_WMSK | 0);
940 mmio_write_32(GRF_BASE + GRF_GPIO3C_P, REG_SOC_WMSK | 0);
950 mmio_write_32(GRF_BASE + GRF_GPIO2A_IOMUX
    [all...]
  /device/linaro/bootloader/arm-trusted-firmware/plat/rockchip/rk3399/drivers/pwm/
pwm.c 34 val = mmio_read_32(GRF_BASE + GRF_GPIO4C_IOMUX);
40 mmio_write_32(GRF_BASE + GRF_GPIO4C_IOMUX, val);
43 val = mmio_read_32(GRF_BASE + GRF_GPIO4C_IOMUX);
49 mmio_write_32(GRF_BASE + GRF_GPIO4C_IOMUX, val);
114 mmio_write_32(GRF_BASE + GRF_GPIO4C_IOMUX, val);
121 mmio_write_32(GRF_BASE + GRF_GPIO4C_IOMUX, val);
  /device/linaro/bootloader/arm-trusted-firmware/plat/rockchip/rk3368/
rk3368_def.h 25 #define GRF_BASE 0xff770000
  /device/linaro/bootloader/arm-trusted-firmware/plat/rockchip/rk3328/drivers/pmu/
pmu.h 71 #define CHECK_CPU_WFIE_BASE (GRF_BASE + GRF_CPU_STATUS(1))
pmu.c 218 val = mmio_read_32(GRF_BASE + GRF_GPIO2D_IOMUX);
220 mmio_write_32(GRF_BASE + GRF_GPIO2D_IOMUX, val);
468 sram_data.pmic_sleep_save = mmio_read_32(GRF_BASE + PMIC_SLEEP_REG);
471 mmio_write_32(GRF_BASE + PMIC_SLEEP_REG, BITS_WITH_WMASK(0, 0x3, 4));
482 mmio_write_32(GRF_BASE + PMIC_SLEEP_REG,
  /device/linaro/bootloader/arm-trusted-firmware/plat/rockchip/rk3328/
rk3328_def.h 30 #define GRF_BASE 0xff100000
  /device/linaro/bootloader/arm-trusted-firmware/plat/rockchip/rk3399/drivers/gpio/
rk3399_gpio.c 172 val = mmio_read_32(GRF_BASE + GRF_GPIO2A_P +
231 mmio_write_32(GRF_BASE + GRF_GPIO2A_P +
361 mmio_read_32(GRF_BASE + GRF_GPIO2A_IOMUX + i * 4);
370 mmio_write_32(GRF_BASE + GRF_GPIO2A_IOMUX + i * 4,
  /device/linaro/bootloader/arm-trusted-firmware/plat/rockchip/rk3399/include/shared/
addressmap_shared.h 39 #define GRF_BASE (MMIO_BASE + 0x07770000)
  /device/linaro/bootloader/arm-trusted-firmware/plat/rockchip/rk3328/drivers/soc/
soc.c 36 MAP_REGION_FLAT(GRF_BASE, GRF_SIZE,
  /device/linaro/bootloader/arm-trusted-firmware/plat/rockchip/rk3368/drivers/ddr/
ddr_rk3368.c 380 p_ddr_reg->phypllockaddr = GRF_BASE + GRF_SOC_STATUS0;
427 p_ddr_reg->grfregaddr = GRF_BASE + GRF_DDRC0_CON0;
428 p_ddr_reg->grfddrcreg = (mmio_read_32(GRF_BASE + GRF_DDRC0_CON0) &
  /external/u-boot/arch/arm/mach-rockchip/rk3036/
sdram_rk3036.c 20 #define GRF_BASE 0x20008000
722 struct rk3036_grf *grf = (void *)GRF_BASE;
746 sdram_priv.grf = (void *)GRF_BASE;
  /device/linaro/bootloader/arm-trusted-firmware/plat/rockchip/rk3368/drivers/soc/
soc.c 39 MAP_REGION_FLAT(GRF_BASE, GRF_SIZE,
  /device/linaro/bootloader/arm-trusted-firmware/plat/rockchip/rk3399/drivers/dram/
dfs.c     [all...]

Completed in 222 milliseconds