Home | History | Annotate | Download | only in python
      1 #!/usr/bin/env python
      2 # Capstone Python bindings, by Nguyen Anh Quynnh <aquynh (at] gmail.com>
      3 
      4 from __future__ import print_function
      5 from capstone import *
      6 import binascii
      7 import sys
      8 
      9 from xprint import to_hex, to_x, to_x_32
     10 
     11 _python3 = sys.version_info.major == 3
     12 
     13 
     14 X86_CODE16 = b"\x8d\x4c\x32\x08\x01\xd8\x81\xc6\x34\x12\x00\x00"
     15 X86_CODE32 = b"\x8d\x4c\x32\x08\x01\xd8\x81\xc6\x34\x12\x00\x00"
     16 X86_CODE64 = b"\x55\x48\x8b\x05\xb8\x13\x00\x00"
     17 ARM_CODE = b"\xED\xFF\xFF\xEB\x04\xe0\x2d\xe5\x00\x00\x00\x00\xe0\x83\x22\xe5\xf1\x02\x03\x0e\x00\x00\xa0\xe3\x02\x30\xc1\xe7\x00\x00\x53\xe3"
     18 ARM_CODE2 = b"\x10\xf1\x10\xe7\x11\xf2\x31\xe7\xdc\xa1\x2e\xf3\xe8\x4e\x62\xf3"
     19 THUMB_CODE = b"\x70\x47\xeb\x46\x83\xb0\xc9\x68"
     20 THUMB_CODE2 = b"\x4f\xf0\x00\x01\xbd\xe8\x00\x88\xd1\xe8\x00\xf0"
     21 THUMB_MCLASS = b"\xef\xf3\x02\x80"
     22 ARMV8 = b"\xe0\x3b\xb2\xee\x42\x00\x01\xe1\x51\xf0\x7f\xf5"
     23 MIPS_CODE = b"\x0C\x10\x00\x97\x00\x00\x00\x00\x24\x02\x00\x0c\x8f\xa2\x00\x00\x34\x21\x34\x56"
     24 MIPS_CODE2 = b"\x56\x34\x21\x34\xc2\x17\x01\x00"
     25 MIPS_32R6M = b"\x00\x07\x00\x07\x00\x11\x93\x7c\x01\x8c\x8b\x7c\x00\xc7\x48\xd0"
     26 MIPS_32R6 = b"\xec\x80\x00\x19\x7c\x43\x22\xa0"
     27 ARM64_CODE = b"\x21\x7c\x02\x9b\x21\x7c\x00\x53\x00\x40\x21\x4b\xe1\x0b\x40\xb9"
     28 PPC_CODE = b"\x80\x20\x00\x00\x80\x3f\x00\x00\x10\x43\x23\x0e\xd0\x44\x00\x80\x4c\x43\x22\x02\x2d\x03\x00\x80\x7c\x43\x20\x14\x7c\x43\x20\x93\x4f\x20\x00\x21\x4c\xc8\x00\x21"
     29 SPARC_CODE = b"\x80\xa0\x40\x02\x85\xc2\x60\x08\x85\xe8\x20\x01\x81\xe8\x00\x00\x90\x10\x20\x01\xd5\xf6\x10\x16\x21\x00\x00\x0a\x86\x00\x40\x02\x01\x00\x00\x00\x12\xbf\xff\xff\x10\xbf\xff\xff\xa0\x02\x00\x09\x0d\xbf\xff\xff\xd4\x20\x60\x00\xd4\x4e\x00\x16\x2a\xc2\x80\x03"
     30 SPARCV9_CODE = b"\x81\xa8\x0a\x24\x89\xa0\x10\x20\x89\xa0\x1a\x60\x89\xa0\x00\xe0"
     31 SYSZ_CODE = b"\xed\x00\x00\x00\x00\x1a\x5a\x0f\x1f\xff\xc2\x09\x80\x00\x00\x00\x07\xf7\xeb\x2a\xff\xff\x7f\x57\xe3\x01\xff\xff\x7f\x57\xeb\x00\xf0\x00\x00\x24\xb2\x4f\x00\x78"
     32 XCORE_CODE = b"\xfe\x0f\xfe\x17\x13\x17\xc6\xfe\xec\x17\x97\xf8\xec\x4f\x1f\xfd\xec\x37\x07\xf2\x45\x5b\xf9\xfa\x02\x06\x1b\x10"
     33 
     34 all_tests = (
     35         (CS_ARCH_X86, CS_MODE_16, X86_CODE16, "X86 16bit (Intel syntax)", 0),
     36         (CS_ARCH_X86, CS_MODE_32, X86_CODE32, "X86 32bit (ATT syntax)", CS_OPT_SYNTAX_ATT),
     37         (CS_ARCH_X86, CS_MODE_32, X86_CODE32, "X86 32 (Intel syntax)", 0),
     38         (CS_ARCH_X86, CS_MODE_64, X86_CODE64, "X86 64 (Intel syntax)", 0),
     39         (CS_ARCH_ARM, CS_MODE_ARM, ARM_CODE, "ARM", 0),
     40         (CS_ARCH_ARM, CS_MODE_THUMB, THUMB_CODE2, "THUMB-2", 0),
     41         (CS_ARCH_ARM, CS_MODE_ARM, ARM_CODE2, "ARM: Cortex-A15 + NEON", 0),
     42         (CS_ARCH_ARM, CS_MODE_THUMB, THUMB_CODE, "THUMB", 0),
     43         (CS_ARCH_ARM, CS_MODE_THUMB + CS_MODE_MCLASS, THUMB_MCLASS, "Thumb-MClass", 0),
     44         (CS_ARCH_ARM, CS_MODE_ARM + CS_MODE_V8, ARMV8, "Arm-V8", 0),
     45         (CS_ARCH_MIPS, CS_MODE_MIPS32 + CS_MODE_BIG_ENDIAN, MIPS_CODE, "MIPS-32 (Big-endian)", 0),
     46         (CS_ARCH_MIPS, CS_MODE_MIPS64 + CS_MODE_LITTLE_ENDIAN, MIPS_CODE2, "MIPS-64-EL (Little-endian)", 0),
     47         (CS_ARCH_MIPS, CS_MODE_MIPS32R6 + CS_MODE_MICRO + CS_MODE_BIG_ENDIAN, MIPS_32R6M, "MIPS-32R6 | Micro (Big-endian)", 0),
     48         (CS_ARCH_MIPS, CS_MODE_MIPS32R6 + CS_MODE_BIG_ENDIAN, MIPS_32R6, "MIPS-32R6 (Big-endian)", 0),
     49         (CS_ARCH_ARM64, CS_MODE_ARM, ARM64_CODE, "ARM-64", 0),
     50         (CS_ARCH_PPC, CS_MODE_BIG_ENDIAN, PPC_CODE, "PPC-64", 0),
     51         (CS_ARCH_PPC, CS_MODE_BIG_ENDIAN, PPC_CODE, "PPC-64, print register with number only", CS_OPT_SYNTAX_NOREGNAME),
     52         (CS_ARCH_SPARC, CS_MODE_BIG_ENDIAN, SPARC_CODE, "Sparc", 0),
     53         (CS_ARCH_SPARC, CS_MODE_BIG_ENDIAN + CS_MODE_V9, SPARCV9_CODE, "SparcV9", 0),
     54         (CS_ARCH_SYSZ, 0, SYSZ_CODE, "SystemZ", 0),
     55         (CS_ARCH_XCORE, 0, XCORE_CODE, "XCore", 0),
     56 )
     57 
     58 # ## Test cs_disasm_quick()
     59 def test_cs_disasm_quick():
     60     for arch, mode, code, comment, syntax in all_tests:
     61         print('*' * 40)
     62         print("Platform: %s" % comment)
     63         print("Disasm:"),
     64         print(to_hex(code))
     65         for insn in cs_disasm_quick(arch, mode, code, 0x1000):
     66             print("0x%x:\t%s\t%s" % (insn.address, insn.mnemonic, insn.op_str))
     67         print()
     68 
     69 
     70 # ## Test class Cs
     71 def test_class():
     72     for arch, mode, code, comment, syntax in all_tests:
     73         print('*' * 16)
     74         print("Platform: %s" % comment)
     75         print("Code: %s" % to_hex(code))
     76         print("Disasm:")
     77 
     78         try:
     79             md = Cs(arch, mode)
     80 
     81             if syntax != 0:
     82                 md.syntax = syntax
     83 
     84             for insn in md.disasm(code, 0x1000):
     85                 # bytes = binascii.hexlify(insn.bytes)
     86                 # print("0x%x:\t%s\t%s\t// hex-code: %s" %(insn.address, insn.mnemonic, insn.op_str, bytes))
     87                 print("0x%x:\t%s\t%s" % (insn.address, insn.mnemonic, insn.op_str))
     88 
     89             print("0x%x:" % (insn.address + insn.size))
     90             print()
     91         except CsError as e:
     92             print("ERROR: %s" % e)
     93 
     94 
     95 # test_cs_disasm_quick()
     96 # print ("*" * 40)
     97 if __name__ == '__main__':
     98     test_class()
     99