| /external/llvm/include/llvm/CodeGen/ |
| ISDOpcodes.h | 335 SELECT_CC,
489 // BR_CC - Conditional branch. The behavior is like that of SELECT_CC, in
[all...] |
| SelectionDAG.h | 582 return getNode(ISD::SELECT_CC, DL, True.getValueType(),
[all...] |
| /external/llvm/lib/Target/MSP430/ |
| MSP430ISelLowering.h | 60 /// SELECT_CC - Operand 0 and operand 1 are selection variable, operand 3
62 SELECT_CC,
|
| MSP430ISelLowering.cpp | 116 setOperationAction(ISD::SELECT_CC, MVT::i8, Custom);
117 setOperationAction(ISD::SELECT_CC, MVT::i16, Custom);
191 case ISD::SELECT_CC: return LowerSELECT_CC(Op, DAG);
[all...] |
| /external/llvm/lib/Target/PTX/ |
| PTXISelLowering.cpp | 81 // select_cc => setcc
83 setOperationAction(ISD::SELECT_CC, MVT::Other, Expand);
84 setOperationAction(ISD::SELECT_CC, MVT::f32, Expand);
85 setOperationAction(ISD::SELECT_CC, MVT::f64, Expand);
|
| /external/llvm/lib/CodeGen/SelectionDAG/ |
| LegalizeFloatTypes.cpp | 95 case ISD::SELECT_CC: R = SoftenFloatRes_SELECT_CC(N); break;
512 return DAG.getNode(ISD::SELECT_CC, N->getDebugLoc(),
590 case ISD::SELECT_CC: Res = SoftenFloatOp_SELECT_CC(N); break;
611 /// shared among BR_CC, SELECT_CC, and SETCC handlers.
[all...] |
| LegalizeTypesGeneric.cpp | 470 Lo = DAG.getNode(ISD::SELECT_CC, dl, LL.getValueType(), N->getOperand(0),
472 Hi = DAG.getNode(ISD::SELECT_CC, dl, LH.getValueType(), N->getOperand(0),
|
| LegalizeVectorOps.cpp | 195 case ISD::SELECT_CC:
|
| SelectionDAGDumper.cpp | 189 case ISD::SELECT_CC: return "select_cc";
|
| LegalizeVectorTypes.cpp | 63 case ISD::SELECT_CC: R = ScalarizeVecRes_SELECT_CC(N); break;
270 return DAG.getNode(ISD::SELECT_CC, N->getDebugLoc(), LHS.getValueType(),
456 case ISD::SELECT_CC: SplitRes_SELECT_CC(N, Lo, Hi); break;
[all...] |
| LegalizeDAG.cpp | 747 case ISD::SELECT_CC:
750 unsigned CCOperand = Node->getOpcode() == ISD::SELECT_CC ? 4 :
[all...] |
| LegalizeIntegerTypes.cpp | 69 case ISD::SELECT_CC: Res = PromoteIntRes_SELECT_CC(N); break;
505 return DAG.getNode(ISD::SELECT_CC, N->getDebugLoc(),
[all...] |
| DAGCombiner.cpp | 530 // isSetCCEquivalent - Return true if this node is a setcc, or is a select_cc
543 if (N.getOpcode() == ISD::SELECT_CC &&
[all...] |
| SelectionDAG.cpp | [all...] |
| TargetLowering.cpp | [all...] |
| /external/llvm/lib/Target/MBlaze/ |
| MBlazeISelLowering.cpp | 50 case MBlazeISD::Select_CC : return "MBlazeISD::Select_CC";
129 // Expand SELECT_CC
130 setOperationAction(ISD::SELECT_CC, MVT::Other, Expand);
144 AddPromotedToType(ISD::SELECT_CC, MVT::i1, MVT::i32);
205 case ISD::SELECT_CC: return LowerSELECT_CC(Op, DAG);
227 case MBlaze::Select_CC:
353 // To "insert" a SELECT_CC instruction, we actually have to insert the
581 Opc = MBlazeISD::Select_CC;
585 llvm_unreachable("Cannot lower select_cc with unknown type")
[all...] |
| /external/llvm/lib/Target/Hexagon/ |
| HexagonISelLowering.cpp | [all...] |
| /external/llvm/lib/Target/Sparc/ |
| SparcISelLowering.cpp | 730 // Sparc has no select or setcc: expand to SELECT_CC.
746 setOperationAction(ISD::SELECT_CC, MVT::i32, Custom);
747 setOperationAction(ISD::SELECT_CC, MVT::f32, Custom);
748 setOperationAction(ISD::SELECT_CC, MVT::f64, Custom);
[all...] |
| /external/llvm/lib/Target/XCore/ |
| XCoreISelLowering.cpp | 87 setOperationAction(ISD::SELECT_CC, MVT::i32, Custom);
94 setOperationAction(ISD::SELECT_CC, MVT::Other, Expand);
177 case ISD::SELECT_CC: return LowerSELECT_CC(Op, DAG);
[all...] |
| /external/llvm/lib/Target/CellSPU/ |
| SPUISelLowering.cpp | 164 // Custom lower SELECT_CC for most cases, but expand by default
165 setOperationAction(ISD::SELECT_CC, MVT::Other, Expand);
166 setOperationAction(ISD::SELECT_CC, MVT::i8, Custom);
167 setOperationAction(ISD::SELECT_CC, MVT::i16, Custom);
168 setOperationAction(ISD::SELECT_CC, MVT::i32, Custom);
169 setOperationAction(ISD::SELECT_CC, MVT::i64, Custom);
[all...] |
| /external/llvm/lib/Target/PowerPC/ |
| PPCISelDAGToDAG.cpp | [all...] |
| PPCISelLowering.cpp | 173 // PowerPC wants to turn select_cc of FP into fsel when possible.
174 setOperationAction(ISD::SELECT_CC, MVT::f32, Custom);
175 setOperationAction(ISD::SELECT_CC, MVT::f64, Custom);
[all...] |
| /external/llvm/lib/Target/ARM/ |
| ARMISelLowering.cpp | 125 setOperationAction(ISD::SELECT_CC, VT.getSimpleVT(), Expand);
553 setTargetDAGCombine(ISD::SELECT_CC);
[all...] |
| /external/llvm/lib/Target/Mips/ |
| MipsISelLowering.cpp | 177 setOperationAction(ISD::SELECT_CC, MVT::Other, Expand);
245 setOperationAction(ISD::SELECT_CC, MVT::f64, Expand);
793 // To "insert" a SELECT_CC instruction, we actually have to insert the
[all...] |
| /external/llvm/lib/Target/X86/ |
| X86ISelLowering.cpp | 368 setOperationAction(ISD::SELECT_CC , MVT::Other, Expand);
[all...] |
