| /external/llvm/lib/Target/CellSPU/ |
| SPUInstrInfo.h | 42 unsigned isLoadFromStackSlot(const MachineInstr *MI,
|
| SPUInstrInfo.cpp | 72 SPUInstrInfo::isLoadFromStackSlot(const MachineInstr *MI,
|
| /external/llvm/lib/Target/Mips/ |
| MipsInstrInfo.h | 47 /// isLoadFromStackSlot - If the specified machine instruction is a direct
52 virtual unsigned isLoadFromStackSlot(const MachineInstr *MI,
|
| MipsInstrInfo.cpp | 43 /// isLoadFromStackSlot - If the specified machine instruction is a direct
49 isLoadFromStackSlot(const MachineInstr *MI, int &FrameIndex) const
|
| /external/llvm/lib/Target/Sparc/ |
| SparcInstrInfo.h | 49 /// isLoadFromStackSlot - If the specified machine instruction is a direct
54 virtual unsigned isLoadFromStackSlot(const MachineInstr *MI,
|
| SparcInstrInfo.cpp | 35 /// isLoadFromStackSlot - If the specified machine instruction is a direct
40 unsigned SparcInstrInfo::isLoadFromStackSlot(const MachineInstr *MI,
|
| /external/llvm/lib/Target/XCore/ |
| XCoreInstrInfo.h | 36 /// isLoadFromStackSlot - If the specified machine instruction is a direct
41 virtual unsigned isLoadFromStackSlot(const MachineInstr *MI,
|
| XCoreInstrInfo.cpp | 51 /// isLoadFromStackSlot - If the specified machine instruction is a direct
57 XCoreInstrInfo::isLoadFromStackSlot(const MachineInstr *MI, int &FrameIndex) const{
|
| /external/llvm/lib/Target/PowerPC/ |
| PPCInstrInfo.h | 95 unsigned isLoadFromStackSlot(const MachineInstr *MI,
|
| PPCInstrInfo.cpp | 78 unsigned PPCInstrInfo::isLoadFromStackSlot(const MachineInstr *MI,
|
| /external/llvm/lib/Target/Hexagon/ |
| HexagonInstrInfo.h | 40 /// isLoadFromStackSlot - If the specified machine instruction is a direct
45 virtual unsigned isLoadFromStackSlot(const MachineInstr *MI,
|
| HexagonInstrInfo.cpp | 63 /// isLoadFromStackSlot - If the specified machine instruction is a direct
68 unsigned HexagonInstrInfo::isLoadFromStackSlot(const MachineInstr *MI,
[all...] |
| /external/llvm/lib/Target/MBlaze/ |
| MBlazeInstrInfo.h | 181 /// isLoadFromStackSlot - If the specified machine instruction is a direct
186 virtual unsigned isLoadFromStackSlot(const MachineInstr *MI,
|
| MBlazeInstrInfo.cpp | 38 /// isLoadFromStackSlot - If the specified machine instruction is a direct
44 isLoadFromStackSlot(const MachineInstr *MI, int &FrameIndex) const {
|
| /external/llvm/lib/Target/X86/ |
| X86InstrInfo.h | 170 unsigned isLoadFromStackSlot(const MachineInstr *MI, int &FrameIndex) const;
|
| X86InstrInfo.cpp | [all...] |
| X86ISelLowering.cpp | [all...] |
| /external/llvm/lib/Target/ARM/ |
| ARMBaseInstrInfo.h | 100 virtual unsigned isLoadFromStackSlot(const MachineInstr *MI,
|
| ARMBaseInstrInfo.cpp | [all...] |
| ARMISelLowering.cpp | [all...] |
| /external/llvm/lib/CodeGen/ |
| InlineSpiller.cpp | 250 if (SnipLI.reg == TII.isLoadFromStackSlot(MI, FI) && FI == StackSlot)
605 if (Reg == TII.isLoadFromStackSlot(MI, FI) && FI == StackSlot) {
[all...] |
| StackSlotColoring.cpp | 368 if (!(LoadReg = TII->isLoadFromStackSlot(I, FirstSS))) continue;
|
| TargetInstrInfoImpl.cpp | 410 if (TII.isLoadFromStackSlot(MI, FrameIdx) &&
|
| MachineLICM.cpp | 484 (TII->isLoadFromStackSlot(MI, FI) && MFI->isSpillSlotObjectIndex(FI)))
[all...] |
| /external/llvm/include/llvm/Target/ |
| TargetInstrInfo.h | 116 /// isLoadFromStackSlot - If the specified machine instruction is a direct
121 virtual unsigned isLoadFromStackSlot(const MachineInstr *MI,
138 /// isLoadFromStackSlot, this returns true for any instructions that
[all...] |
