| /external/llvm/lib/Target/CellSPU/ |
| SPUInstrInfo.h | 44 unsigned isStoreToStackSlot(const MachineInstr *MI,
|
| SPUInstrInfo.cpp | 98 SPUInstrInfo::isStoreToStackSlot(const MachineInstr *MI,
|
| /external/llvm/lib/Target/Mips/ |
| MipsInstrInfo.h | 55 /// isStoreToStackSlot - If the specified machine instruction is a direct
60 virtual unsigned isStoreToStackSlot(const MachineInstr *MI,
|
| MipsInstrInfo.cpp | 68 /// isStoreToStackSlot - If the specified machine instruction is a direct
74 isStoreToStackSlot(const MachineInstr *MI, int &FrameIndex) const
|
| /external/llvm/lib/Target/Sparc/ |
| SparcInstrInfo.h | 57 /// isStoreToStackSlot - If the specified machine instruction is a direct
62 virtual unsigned isStoreToStackSlot(const MachineInstr *MI,
|
| SparcInstrInfo.cpp | 54 /// isStoreToStackSlot - If the specified machine instruction is a direct
59 unsigned SparcInstrInfo::isStoreToStackSlot(const MachineInstr *MI,
|
| /external/llvm/lib/Target/XCore/ |
| XCoreInstrInfo.h | 44 /// isStoreToStackSlot - If the specified machine instruction is a direct
49 virtual unsigned isStoreToStackSlot(const MachineInstr *MI,
|
| XCoreInstrInfo.cpp | 72 /// isStoreToStackSlot - If the specified machine instruction is a direct
78 XCoreInstrInfo::isStoreToStackSlot(const MachineInstr *MI,
|
| /external/llvm/lib/Target/PowerPC/ |
| PPCInstrInfo.h | 97 unsigned isStoreToStackSlot(const MachineInstr *MI,
|
| PPCInstrInfo.cpp | 96 unsigned PPCInstrInfo::isStoreToStackSlot(const MachineInstr *MI,
|
| /external/llvm/lib/Target/Hexagon/ |
| HexagonInstrInfo.h | 48 /// isStoreToStackSlot - If the specified machine instruction is a direct
53 virtual unsigned isStoreToStackSlot(const MachineInstr *MI,
|
| HexagonInstrInfo.cpp | 93 /// isStoreToStackSlot - If the specified machine instruction is a direct
98 unsigned HexagonInstrInfo::isStoreToStackSlot(const MachineInstr *MI,
[all...] |
| /external/llvm/lib/Target/MBlaze/ |
| MBlazeInstrInfo.h | 189 /// isStoreToStackSlot - If the specified machine instruction is a direct
194 virtual unsigned isStoreToStackSlot(const MachineInstr *MI,
|
| MBlazeInstrInfo.cpp | 57 /// isStoreToStackSlot - If the specified machine instruction is a direct
63 isStoreToStackSlot(const MachineInstr *MI, int &FrameIndex) const {
|
| /external/llvm/lib/Target/X86/ |
| X86InstrInfo.h | 177 unsigned isStoreToStackSlot(const MachineInstr *MI, int &FrameIndex) const;
|
| X86InstrInfo.cpp | [all...] |
| /external/llvm/lib/Target/ARM/ |
| ARMBaseInstrInfo.h | 102 virtual unsigned isStoreToStackSlot(const MachineInstr *MI,
|
| ARMBaseInstrInfo.cpp | 843 ARMBaseInstrInfo::isStoreToStackSlot(const MachineInstr *MI,
[all...] |
| /external/llvm/lib/CodeGen/ |
| InlineSpiller.cpp | 254 if (SnipLI.reg == TII.isStoreToStackSlot(MI, FI) && FI == StackSlot)
784 if (Reg == TII.isStoreToStackSlot(MI, FI) && FI == StackSlot) {
[all...] |
| StackSlotColoring.cpp | 369 if (!(StoreReg = TII->isStoreToStackSlot(NextMI, SecondSS))) continue;
|
| /external/llvm/include/llvm/Target/ |
| TargetInstrInfo.h | 147 /// isStoreToStackSlot - If the specified machine instruction is a direct
152 virtual unsigned isStoreToStackSlot(const MachineInstr *MI,
168 /// reference. If not, return false. Unlike isStoreToStackSlot,
[all...] |
