/external/llvm/lib/Target/Mips/ |
Mips64InstrInfo.td | 178 def DMULT : Mult<"dmult", IIImul, CPU64RegsOpnd, [HI64, LO64]>, 180 def DMULTu : Mult<"dmultu", IIImul, CPU64RegsOpnd, [HI64, LO64]>, 182 def DSDIV : Div<MipsDivRem, "ddiv", IIIdiv, CPU64RegsOpnd, [HI64, LO64]>, 184 def DUDIV : Div<MipsDivRemU, "ddivu", IIIdiv, CPU64RegsOpnd, [HI64, LO64]>, 187 def MTHI64 : MoveToLOHI<"mthi", CPU64Regs, [HI64]>, MTLO_FM<0x11>; 189 def MFHI64 : MoveFromLOHI<"mfhi", CPU64Regs, [HI64]>, MFLO_FM<0x10>;
|
MipsRegisterInfo.td | 229 def HI64 : RegisterWithSubRegs<"hi", [HI]>; 330 def HILO64 : RegisterClass<"Mips", [i64], 64, (add HI64, LO64)>, Unallocatable;
|
MipsSEInstrInfo.cpp | 124 else if (SrcReg == Mips::HI64) 132 if (DestReg == Mips::HI64)
|
MipsISelLowering.cpp | 591 unsigned HI = (Ty == MVT::i32) ? Mips::HI : Mips::HI64; [all...] |
/external/valgrind/main/VEX/priv/ |
guest_ppc_toIR.c | 674 IRTemp hi64 = newTemp(Ity_I64); local 687 assign( hi64, unop(Iop_V128HIto64, t128) ); 692 unop( Iop_64HIto32, mkexpr( hi64 ) ) ) ) ); 695 unop( Iop_ReinterpI32asF32, unop( Iop_64to32, mkexpr( hi64 ) ) ) ) ); 712 IRTemp hi64 = newTemp(Ity_I64); local 725 assign( hi64, unop(Iop_V128HIto64, t128) ); 727 assign( *t3, unop(Iop_32Sto64, unop(Iop_64HIto32, mkexpr(hi64))) ); 728 assign( *t2, unop(Iop_32Sto64, unop(Iop_64to32, mkexpr(hi64))) ); 739 IRTemp hi64 = newTemp(Ity_I64); local 752 assign( hi64, unop(Iop_V128HIto64, t128) ) 765 IRTemp hi64 = newTemp(Ity_I64); local 11770 IRTemp hi64 = newTemp(Ity_I64); local 14121 IRTemp hi64 = newTemp( Ity_I64 ); local [all...] |
guest_x86_toIR.c | 7406 IRTemp hi64 = newTemp(Ity_I64); local 11201 IRTemp sV, dV, hi64, lo64, hi64r, lo64r; local 11331 IRTemp sV, dV, hi64, lo64, hi64r, lo64r; local [all...] |
guest_amd64_toIR.c | 8933 IRTemp hi64 = newTemp(Ity_I64); local 9645 IRTemp hi64 = newTemp(Ity_I64); local 9692 IRTemp hi64 = newTemp(Ity_I64); local [all...] |
host_ppc_isel.c | [all...] |
/external/valgrind/main/coregrind/ |
m_syscall.c | 517 * UNIX: the return value comes back in rdx:rax (hi64:lo64)
|