HomeSort by relevance Sort by last modified time
    Searched refs:isPPC64 (Results 1 - 13 of 13) sorted by null

  /external/llvm/lib/Target/PowerPC/
PPCFrameLowering.h 74 static unsigned getReturnSaveOffset(bool isPPC64, bool isDarwinABI) {
76 return isPPC64 ? 16 : 8;
78 return isPPC64 ? 16 : 4;
83 static unsigned getFramePointerSaveOffset(bool isPPC64, bool isDarwinABI) {
90 return isPPC64 ? -8U : -4U;
93 return isPPC64 ? -8U : -4U;
98 static unsigned getLinkageSize(bool isPPC64, bool isDarwinABI) {
99 if (isDarwinABI || isPPC64)
100 return 6 * (isPPC64 ? 8 : 4);
108 static unsigned getMinCallArgumentsSize(bool isPPC64, bool isDarwinABI)
    [all...]
PPCSubtarget.h 76 bool IsPPC64;
122 if (isPPC64() && isSVR4ABI()) {
129 return isPPC64() ? "E-p:64:64-f64:64:64-i64:64:64-f128:64:128-n32:64"
133 /// isPPC64 - Return true if we are generating code for 64-bit pointer mode.
135 bool isPPC64() const { return IsPPC64; }
PPCRegisterInfo.cpp 53 : PPCGenRegisterInfo(ST.isPPC64() ? PPC::LR8 : PPC::LR,
54 ST.isPPC64() ? 0 : 1,
55 ST.isPPC64() ? 0 : 1),
79 if (Subtarget.isPPC64())
87 return Subtarget.isPPC64() ? CSR_Darwin64_SaveList :
90 return Subtarget.isPPC64() ? CSR_SVR464_SaveList : CSR_SVR432_SaveList;
96 return Subtarget.isPPC64() ? CSR_Darwin64_RegMask :
99 return Subtarget.isPPC64() ? CSR_SVR464_RegMask : CSR_SVR432_RegMask;
122 if (Subtarget.isPPC64()) {
188 bool LP64 = Subtarget.isPPC64();
    [all...]
PPCFrameLowering.cpp 228 (Subtarget.isPPC64() || // 32-bit SVR4, no stack-
234 !(Subtarget.isPPC64() && // No 64-bit SVR4 CRsave.
248 unsigned minCallFrameSize = getMinCallFrameSize(Subtarget.isPPC64(),
336 bool isPPC64 = Subtarget.isPPC64();
345 int LROffset = PPCFrameLowering::getReturnSaveOffset(isPPC64, isDarwinABI);
355 FPOffset = PPCFrameLowering::getFramePointerSaveOffset(isPPC64, isDarwinABI);
359 if (isPPC64) {
402 if (!isPPC64) {
487 MachineLocation SP(isPPC64 ? PPC::X31 : PPC::R31)
    [all...]
PPCAsmPrinter.cpp 534 assert(Subtarget.isPPC64() && "Not supported for 32-bit PowerPC");
567 assert(Subtarget.isPPC64() && "Not supported for 32-bit PowerPC");
583 assert(Subtarget.isPPC64() && "Not supported for 32-bit PowerPC");
599 assert(Subtarget.isPPC64() && "Not supported for 32-bit PowerPC");
619 assert(Subtarget.isPPC64() && "Not supported for 32-bit PowerPC");
635 assert(Subtarget.isPPC64() && "Not supported for 32-bit PowerPC");
651 assert(Subtarget.isPPC64() && "Not supported for 32-bit PowerPC");
671 assert(Subtarget.isPPC64() && "Not supported for 32-bit PowerPC");
687 assert(Subtarget.isPPC64() && "Not supported for 32-bit PowerPC");
706 OutStreamer.EmitInstruction(MCInstBuilder(Subtarget.isPPC64() ? PPC::MFCR8 : PPC::MFCR
    [all...]
PPCCTRLoops.cpp 676 bool isPPC64 = Subtarget.isPPC64();
680 const TargetRegisterClass *RC = isPPC64 ? G8RC : GPRC;
688 unsigned CopyOp = (isPPC64 && SrcRC == GPRC) ?
697 TII->get(isPPC64 ? PPC::NEG8 : PPC::NEG),
711 TII->get(isPPC64 ? PPC::LIS8 : PPC::LIS),
716 TII->get(isPPC64 ? PPC::ORI8 : PPC::ORI),
720 TII->get(isPPC64 ? PPC::LI8 : PPC::LI),
727 TII->get(isPPC64 ? PPC::MTCTR8 : PPC::MTCTR)).addReg(CountReg,
744 MBB->addLiveIn(isPPC64 ? PPC::CTR8 : PPC::CTR)
    [all...]
PPCSubtarget.cpp 37 , IsPPC64(is64Bit)
139 if (isPPC64())
PPCInstrInfo.cpp 212 bool isPPC64 = TM.getSubtargetImpl()->isPPC64();
253 Cond.push_back(MachineOperand::CreateReg(isPPC64 ? PPC::CTR8 : PPC::CTR,
264 Cond.push_back(MachineOperand::CreateReg(isPPC64 ? PPC::CTR8 : PPC::CTR,
302 Cond.push_back(MachineOperand::CreateReg(isPPC64 ? PPC::CTR8 : PPC::CTR,
316 Cond.push_back(MachineOperand::CreateReg(isPPC64 ? PPC::CTR8 : PPC::CTR,
380 bool isPPC64 = TM.getSubtargetImpl()->isPPC64();
388 (isPPC64 ? PPC::BDNZ8 : PPC::BDNZ) :
389 (isPPC64 ? PPC::BDZ8 : PPC::BDZ))).addMBB(TBB)
    [all...]
PPCISelLowering.cpp 82 bool isPPC64 = Subtarget->isPPC64();
83 setMinStackArgumentAlignment(isPPC64 ? 8:4);
239 if (isPPC64) {
457 if (isPPC64) {
491 if (isPPC64 && Subtarget->isJITCodeModel())
532 if (PPCSubTarget.isPPC64())
    [all...]
PPCTargetTransformInfo.cpp 143 if (ST->isPPC64())
PPCISelDAGToDAG.cpp 723 bool isPPC64 = (PtrVT == MVT::i64);
739 if (isPPC64) break;
763 if (isPPC64) break;
772 if (isPPC64) break;
    [all...]
PPCISelLowering.h 559 unsigned MinReservedArea, bool isPPC64) const;
  /external/llvm/lib/Target/PowerPC/MCTargetDesc/
PPCMCTargetDesc.cpp 45 bool isPPC64 = (TheTriple.getArch() == Triple::ppc64);
46 unsigned Flavour = isPPC64 ? 0 : 1;
47 unsigned RA = isPPC64 ? PPC::LR8 : PPC::LR;
63 bool isPPC64 = TheTriple.getArch() == Triple::ppc64;
67 MAI = new PPCMCAsmInfoDarwin(isPPC64);
69 MAI = new PPCLinuxMCAsmInfo(isPPC64);
73 MachineLocation Src(isPPC64? PPC::X1 : PPC::R1, 0);

Completed in 1230 milliseconds