/external/llvm/lib/Transforms/Scalar/ |
LowerAtomic.cpp | 39 static bool LowerAtomicRMWInst(AtomicRMWInst *RMWI) { 49 case AtomicRMWInst::Xchg: 52 case AtomicRMWInst::Add: 55 case AtomicRMWInst::Sub: 58 case AtomicRMWInst::And: 61 case AtomicRMWInst::Nand: 64 case AtomicRMWInst::Or: 67 case AtomicRMWInst::Xor: 70 case AtomicRMWInst::Max: 74 case AtomicRMWInst::Min [all...] |
/external/llvm/lib/Transforms/Instrumentation/ |
ThreadSanitizer.cpp | 113 Function *TsanAtomicRMW[AtomicRMWInst::LAST_BINOP + 1][kNumberOfAccessSizes]; 175 for (int op = AtomicRMWInst::FIRST_BINOP; 176 op <= AtomicRMWInst::LAST_BINOP; ++op) { 179 if (op == AtomicRMWInst::Xchg) 181 else if (op == AtomicRMWInst::Add) 183 else if (op == AtomicRMWInst::Sub) 185 else if (op == AtomicRMWInst::And) 187 else if (op == AtomicRMWInst::Or) 189 else if (op == AtomicRMWInst::Xor) 191 else if (op == AtomicRMWInst::Nand [all...] |
BoundsChecking.cpp | 185 isa<AtomicRMWInst>(I)) 201 } else if (AtomicRMWInst *AI = dyn_cast<AtomicRMWInst>(Inst)) {
|
/external/llvm/lib/IR/ |
Instruction.cpp | 314 if (const AtomicRMWInst *RMWI = dyn_cast<AtomicRMWInst>(this)) 315 return RMWI->getOperation() == cast<AtomicRMWInst>(I)->getOperation() && 316 RMWI->isVolatile() == cast<AtomicRMWInst>(I)->isVolatile() && 317 RMWI->getOrdering() == cast<AtomicRMWInst>(I)->getOrdering() && 318 RMWI->getSynchScope() == cast<AtomicRMWInst>(I)->getSynchScope(); 388 if (const AtomicRMWInst *RMWI = dyn_cast<AtomicRMWInst>(this)) 389 return RMWI->getOperation() == cast<AtomicRMWInst>(I)->getOperation() && 390 RMWI->isVolatile() == cast<AtomicRMWInst>(I)->isVolatile() & [all...] |
AsmWriter.cpp | 714 AtomicRMWInst::BinOp Op) { 717 case AtomicRMWInst::Xchg: Out << " xchg"; break; 718 case AtomicRMWInst::Add: Out << " add"; break; 719 case AtomicRMWInst::Sub: Out << " sub"; break; 720 case AtomicRMWInst::And: Out << " and"; break; 721 case AtomicRMWInst::Nand: Out << " nand"; break; 722 case AtomicRMWInst::Or: Out << " or"; break; 723 case AtomicRMWInst::Xor: Out << " xor"; break; 724 case AtomicRMWInst::Max: Out << " max"; break; 725 case AtomicRMWInst::Min: Out << " min"; break [all...] |
Instructions.cpp | [all...] |
Core.cpp | [all...] |
Verifier.cpp | 307 void visitAtomicRMWInst(AtomicRMWInst &RMWI); [all...] |
/external/llvm/include/llvm/Analysis/ |
AliasAnalysis.h | 148 Location getLocation(const AtomicRMWInst *RMWI); 363 return getModRefInfo((const AtomicRMWInst*)I, Loc); 454 ModRefResult getModRefInfo(const AtomicRMWInst *RMW, const Location &Loc); 457 ModRefResult getModRefInfo(const AtomicRMWInst *RMW,
|
/external/clang/lib/CodeGen/ |
CGAtomic.cpp | 189 llvm::AtomicRMWInst::BinOp Op = llvm::AtomicRMWInst::Add; 244 Op = llvm::AtomicRMWInst::Xchg; 252 Op = llvm::AtomicRMWInst::Add; 260 Op = llvm::AtomicRMWInst::Sub; 268 Op = llvm::AtomicRMWInst::And; 276 Op = llvm::AtomicRMWInst::Or; 284 Op = llvm::AtomicRMWInst::Xor; 291 Op = llvm::AtomicRMWInst::Nand; 297 llvm::AtomicRMWInst *RMWI [all...] |
CGBuiltin.cpp | 80 llvm::AtomicRMWInst::BinOp Kind, 113 llvm::AtomicRMWInst::BinOp Kind, [all...] |
CGExprScalar.cpp | [all...] |
/external/llvm/lib/Bitcode/Writer/ |
BitcodeWriter.cpp | 111 static unsigned GetEncodedRMWOperation(AtomicRMWInst::BinOp Op) { 114 case AtomicRMWInst::Xchg: return bitc::RMW_XCHG; 115 case AtomicRMWInst::Add: return bitc::RMW_ADD; 116 case AtomicRMWInst::Sub: return bitc::RMW_SUB; 117 case AtomicRMWInst::And: return bitc::RMW_AND; 118 case AtomicRMWInst::Nand: return bitc::RMW_NAND; 119 case AtomicRMWInst::Or: return bitc::RMW_OR; 120 case AtomicRMWInst::Xor: return bitc::RMW_XOR; 121 case AtomicRMWInst::Max: return bitc::RMW_MAX; 122 case AtomicRMWInst::Min: return bitc::RMW_MIN [all...] |
/frameworks/compile/slang/BitWriter_2_9_func/ |
BitcodeWriter.cpp | 105 static unsigned GetEncodedRMWOperation(AtomicRMWInst::BinOp Op) { 108 case AtomicRMWInst::Xchg: return bitc::RMW_XCHG; 109 case AtomicRMWInst::Add: return bitc::RMW_ADD; 110 case AtomicRMWInst::Sub: return bitc::RMW_SUB; 111 case AtomicRMWInst::And: return bitc::RMW_AND; 112 case AtomicRMWInst::Nand: return bitc::RMW_NAND; 113 case AtomicRMWInst::Or: return bitc::RMW_OR; 114 case AtomicRMWInst::Xor: return bitc::RMW_XOR; 115 case AtomicRMWInst::Max: return bitc::RMW_MAX; 116 case AtomicRMWInst::Min: return bitc::RMW_MIN [all...] |
/frameworks/compile/slang/BitWriter_3_2/ |
BitcodeWriter.cpp | 110 static unsigned GetEncodedRMWOperation(AtomicRMWInst::BinOp Op) { 113 case AtomicRMWInst::Xchg: return bitc::RMW_XCHG; 114 case AtomicRMWInst::Add: return bitc::RMW_ADD; 115 case AtomicRMWInst::Sub: return bitc::RMW_SUB; 116 case AtomicRMWInst::And: return bitc::RMW_AND; 117 case AtomicRMWInst::Nand: return bitc::RMW_NAND; 118 case AtomicRMWInst::Or: return bitc::RMW_OR; 119 case AtomicRMWInst::Xor: return bitc::RMW_XOR; 120 case AtomicRMWInst::Max: return bitc::RMW_MAX; 121 case AtomicRMWInst::Min: return bitc::RMW_MIN [all...] |
/external/llvm/lib/Transforms/IPO/ |
MergeFunctions.cpp | 343 if (const AtomicRMWInst *RMWI = dyn_cast<AtomicRMWInst>(I1)) 344 return RMWI->getOperation() == cast<AtomicRMWInst>(I2)->getOperation() && 345 RMWI->isVolatile() == cast<AtomicRMWInst>(I2)->isVolatile() && 346 RMWI->getOrdering() == cast<AtomicRMWInst>(I2)->getOrdering() && 347 RMWI->getSynchScope() == cast<AtomicRMWInst>(I2)->getSynchScope();
|
/external/llvm/lib/Target/CppBackend/ |
CPPBackend.cpp | [all...] |
/external/llvm/lib/Analysis/ |
AliasAnalysis.cpp | 253 AliasAnalysis::getLocation(const AtomicRMWInst *RMWI) { 352 AliasAnalysis::getModRefInfo(const AtomicRMWInst *RMW, const Location &Loc) {
|
/external/llvm/lib/Bitcode/Reader/ |
BitcodeReader.cpp | 157 static AtomicRMWInst::BinOp GetDecodedRMWOperation(unsigned Val) { 159 default: return AtomicRMWInst::BAD_BINOP; 160 case bitc::RMW_XCHG: return AtomicRMWInst::Xchg; 161 case bitc::RMW_ADD: return AtomicRMWInst::Add; 162 case bitc::RMW_SUB: return AtomicRMWInst::Sub; 163 case bitc::RMW_AND: return AtomicRMWInst::And; 164 case bitc::RMW_NAND: return AtomicRMWInst::Nand; 165 case bitc::RMW_OR: return AtomicRMWInst::Or; 166 case bitc::RMW_XOR: return AtomicRMWInst::Xor; 167 case bitc::RMW_MAX: return AtomicRMWInst::Max [all...] |
/frameworks/compile/libbcc/bcinfo/BitReader_3_0/ |
BitcodeReader.cpp | 451 static AtomicRMWInst::BinOp GetDecodedRMWOperation(unsigned Val) { 453 default: return AtomicRMWInst::BAD_BINOP; 454 case bitc::RMW_XCHG: return AtomicRMWInst::Xchg; 455 case bitc::RMW_ADD: return AtomicRMWInst::Add; 456 case bitc::RMW_SUB: return AtomicRMWInst::Sub; 457 case bitc::RMW_AND: return AtomicRMWInst::And; 458 case bitc::RMW_NAND: return AtomicRMWInst::Nand; 459 case bitc::RMW_OR: return AtomicRMWInst::Or; 460 case bitc::RMW_XOR: return AtomicRMWInst::Xor; 461 case bitc::RMW_MAX: return AtomicRMWInst::Max [all...] |
/external/llvm/include/llvm/ |
InstVisitor.h | 178 RetTy visitAtomicRMWInst(AtomicRMWInst &I) { DELEGATE(Instruction);}
|
/external/llvm/include/llvm/IR/ |
Instructions.h | 551 // AtomicRMWInst Class 554 /// AtomicRMWInst - an instruction that atomically reads a memory location, 558 class AtomicRMWInst : public Instruction { 561 virtual AtomicRMWInst *clone_impl() const; 600 AtomicRMWInst(BinOp Operation, Value *Ptr, Value *Val, 603 AtomicRMWInst(BinOp Operation, Value *Ptr, Value *Val, 690 struct OperandTraits<AtomicRMWInst> 691 : public FixedNumOperandTraits<AtomicRMWInst,2> { 694 DEFINE_TRANSPARENT_OPERAND_ACCESSORS(AtomicRMWInst, Value) [all...] |
IRBuilder.h | [all...] |
/external/llvm/lib/AsmParser/ |
LLParser.cpp | [all...] |
/external/llvm/lib/CodeGen/SelectionDAG/ |
SelectionDAGBuilder.h | 521 void visitAtomicRMW(const AtomicRMWInst &I);
|