| /external/llvm/lib/Target/ARM/ |
| ARMBaseInstrInfo.h | 101 virtual const ARMBaseRegisterInfo &getRegisterInfo() const = 0;
|
| MLxExpansionPass.cpp | 382 TRI = Fn.getSubtarget().getRegisterInfo();
|
| /external/llvm/lib/Target/Hexagon/ |
| HexagonNewValueJump.cpp | 361 MF.getSubtarget().getRegisterInfo());
|
| HexagonISelLowering.cpp | 479 const HexagonRegisterInfo *QRI = Subtarget->getRegisterInfo();
737 const HexagonRegisterInfo *QRI = Subtarget->getRegisterInfo();
830 const HexagonRegisterInfo *QRI = Subtarget->getRegisterInfo();
[all...] |
| /external/llvm/lib/Target/R600/ |
| R600Packetizer.cpp | 155 TRI(TII->getRegisterInfo()) {
|
| SIInsertWaits.cpp | 446 static_cast<const SIRegisterInfo *>(MF.getSubtarget().getRegisterInfo());
|
| SILoadStoreOptimizer.cpp | 409 TRI = static_cast<const SIRegisterInfo *>(STM.getRegisterInfo());
|
| /external/llvm/lib/Target/Sparc/ |
| DelaySlotFiller.cpp | 330 for (MCRegAliasIterator AI(Reg, Subtarget->getRegisterInfo(), true);
|
| /external/llvm/lib/Target/SystemZ/ |
| SystemZElimCompare.cpp | 462 TRI = &TII->getRegisterInfo();
|
| /external/llvm/lib/Target/X86/ |
| X86SelectionDAGInfo.cpp | 44 DAG.getSubtarget().getRegisterInfo());
|
| /external/mesa3d/src/gallium/drivers/radeon/ |
| R600InstrInfo.cpp | 33 const R600RegisterInfo &R600InstrInfo::getRegisterInfo() const
|
| /external/llvm/lib/Target/AArch64/ |
| AArch64CollectLOH.cpp | 288 const TargetRegisterInfo *TRI = MF.getSubtarget().getRegisterInfo();
[all...] |
| /external/llvm/lib/Target/Mips/MCTargetDesc/ |
| MipsMCCodeEmitter.cpp | 612 unsigned RegNo = Ctx.getRegisterInfo()->getEncodingValue(Reg);
923 unsigned RegNo = Ctx.getRegisterInfo()->getEncodingValue(Reg);
[all...] |
| /external/llvm/lib/Target/Mips/ |
| MipsAsmPrinter.cpp | 255 const TargetRegisterInfo *TRI = MF->getSubtarget().getRegisterInfo();
302 const TargetRegisterInfo &RI = *MF->getSubtarget().getRegisterInfo();
[all...] |
| /external/llvm/lib/Target/XCore/ |
| XCoreFrameLowering.cpp | 228 const MCRegisterInfo *MRI = MMI->getContext().getRegisterInfo();
265 MIB->addRegisterKilled(XCore::LR, MF.getSubtarget().getRegisterInfo(),
|
| /external/llvm/lib/CodeGen/AsmPrinter/ |
| DwarfDebug.cpp | [all...] |
| /external/llvm/lib/CodeGen/ |
| IfConversion.cpp | 277 TRI = ST.getRegisterInfo();
291 BFChange = BF.OptimizeFunction(MF, TII, ST.getRegisterInfo(),
424 BF.OptimizeFunction(MF, TII, MF.getSubtarget().getRegisterInfo(),
[all...] |
| CriticalAntiDepBreaker.cpp | 34 TRI(MF.getSubtarget().getRegisterInfo()), RegClassInfo(RCI),
|
| ExecutionDepsFix.cpp | 726 TRI = MF->getSubtarget().getRegisterInfo();
|
| MachineCSE.cpp | 715 TRI = MF.getSubtarget().getRegisterInfo();
|
| MachineSink.cpp | 253 TRI = MF.getSubtarget().getRegisterInfo();
|
| ScheduleDAG.cpp | 40 TRI(mf.getSubtarget().getRegisterInfo()), MF(mf),
|
| /external/llvm/include/llvm/CodeGen/ |
| MachineRegisterInfo.h | 132 return MF->getSubtarget().getRegisterInfo();
[all...] |
| /external/llvm/lib/CodeGen/SelectionDAG/ |
| ResourcePriorityQueue.cpp | 47 TRI = STI.getRegisterInfo();
|
| SelectionDAGDumper.cpp | 444 G ? G->getSubtarget().getRegisterInfo() : nullptr);
|
