/external/aac/libFDK/src/ |
FDK_crc.cpp | 410 CCrcRegData *rD = &hCrcInfo->crcRegData[reg]; 415 FDKpushBiDirectional(&bsReader, -(INT)(rD->validBits-FDKgetValidBits(&bsReader))); 419 FDKpushBiDirectional(&bsReader, rD->validBits); 423 rBits = (rD->maxBits>=0) ? rD->maxBits : -rD->maxBits; /* ramaining bits */ 424 if ((rD->maxBits>0) && (((INT)rD->bitBufCntBits>>3<<3)<rBits) ) { 425 bits = rD->bitBufCntBits;
|
/external/lzma/Asm/x86/ |
7zCrcOpt.asm | 8 rD equ r2
21 SRCDAT equ rN + rD + 4 *
36 movzx x6, BYTE PTR [rD]
37 inc rD
54 test rD, 7
61 add rN, rD
65 sub rD, rN
71 mov rD, rN
73 sub rN, rD
110 add rD, 8 [all...] |
XzCrc64Opt.asm | 10 rD equ r9
16 SRCDAT equ rN + rD
23 movzx x6, BYTE PTR [rD]
24 inc rD
38 mov rD, r2
42 test rD, 3
49 add rN, rD
53 sub rD, rN
63 mov rD, rN
65 sub rN, rD
[all...] |
AesOpt.asm | 18 rD equ r2
77 movdqa xmm6, [rD + offs]
78 movdqa [rD + offs], reg
101 OP_W movdqa, [rD + i * 16]
105 add rD, ways16
115 movdqa xmm1, [rD]
120 movdqa [rD], xmm0
122 add rD, 16
155 pxor xmm0, [rD]
158 movdqa [rD], xmm0 [all...] |
/external/opencv3/modules/imgproc/test/ |
test_imgwarp_strict.cpp | 257 const float* rD = reference_dst.ptr<float>(dy); 261 if (fabs(rD[dx] - D[dx]) > t && 262 // fabs(rD[dx] - D[dx]) < 250.0f && 263 rD[dx] <= 255.0f && D[dx] <= 255.0f && rD[dx] >= 0.0f && D[dx] >= 0.0f) 267 PRINT_TO_LOG("Tuple (rD, D): (%f, %f)\n", rD[dx], D[dx]); [all...] |
test_color.cpp | [all...] |
/external/valgrind/VEX/priv/ |
host_arm64_isel.c | [all...] |
host_arm_isel.c | [all...] |
host_arm_defs.c | [all...] |
host_arm64_defs.c | [all...] |
host_arm_defs.h | 671 HReg rD; 679 HReg rD; 686 HReg rD; 692 HReg rD; 738 (eg for straight MUL) the result (Rd) and the left arg (Rm) 942 /* Note: rD != rN */ 943 HReg rD; 1017 extern ARMInstr* ARMInstr_Add32 ( HReg rD, HReg rN, UInt imm32 ); [all...] |
host_arm64_defs.h | 582 HReg rD; 588 HReg rD; 594 HReg rD; 600 HReg rD; 707 HReg rD; // dst, a D or S register 713 HReg rD; // dst, a W or X register 841 HReg rD; 919 extern ARM64Instr* ARM64Instr_VCvtI2F ( ARM64CvtOp how, HReg rD, HReg rS ); 920 extern ARM64Instr* ARM64Instr_VCvtF2I ( ARM64CvtOp how, HReg rD, HReg rS, [all...] |
guest_arm_toIR.c | 70 - pretty dodgy exception semantics for {LD,ST}Mxx and {LD,ST}RD. [all...] |
guest_amd64_toIR.c | [all...] |
guest_arm64_toIR.c | [all...] |
guest_ppc_toIR.c | 327 /* Extract RD (destination register) field, instr[25:21] */ 372 /* Extract RC (3rd source register) field, instr[10:6] */ 377 /* Extract XC (3rd source register) field, instr[3,10:6] */ [all...] |