HomeSort by relevance Sort by last modified time
    Searched full:spill (Results 401 - 425 of 583) sorted by null

<<11121314151617181920>>

  /external/llvm/include/llvm/CodeGen/
Passes.h 441 /// SpillPlacement analysis. Suggest optimal placement of spill code between
  /external/llvm/lib/CodeGen/AsmPrinter/
AsmPrinter.cpp 634 // We assume a single instruction only has a spill or reload, not
648 CommentOS << MMO->getSize() << "-byte Spill\n";
652 CommentOS << MMO->getSize() << "-byte Folded Spill\n";
655 // Check for spill-induced copies
    [all...]
  /external/llvm/lib/CodeGen/
StackMaps.cpp 129 // The stack map also records the size of a spill slot that can hold the
  /external/llvm/lib/Target/AArch64/
AArch64AdvSIMDScalarPass.cpp 21 // spill placement, only here we're determining where to place cross-class
  /external/llvm/lib/Target/ARM/
ARMRegisterInfo.td 197 // know how to spill them. If we make our prologue/epilogue code smarter at
  /external/llvm/lib/Target/Hexagon/
HexagonNewValueJump.cpp 12 // allocation, but because we have a spill in between the feeder and new value
  /external/llvm/lib/Target/Mips/
Mips16InstrInfo.cpp 178 // It's killed at the spill, unless the register is RA and return address
  /external/llvm/lib/Target/PowerPC/
PPCCTRLoops.cpp 461 // We don't want to spill/restore the counter register, and so we don't
README_ALTIVEC.txt 4 registers, to generate better spill code.
  /external/llvm/lib/Target/X86/
README.txt 468 Leaf functions that require one 4-byte spill slot have a prolog like this:
596 This seems like a cross between remat and spill folding.
889 Since we 'know' that this is a 'neg', we can actually "fold" the spill into
1049 enough to warrant the spill.
    [all...]
X86RegisterInfo.td 430 // values, though they really are f80 values. This will cause us to spill
  /external/llvm/test/CodeGen/SystemZ/
frame-19.ll 5 ; We need to allocate a 16-byte spill slot and save the 8 call-saved FPRs.
frame-20.ll 6 ; This function should require all FPRs, but no other spill slots.
int-conv-11.ll 5 ; Test a case where we spill the source of at least one LLCRMux. We want
  /external/llvm/test/CodeGen/X86/
2009-03-23-MultiUseSched.ll 3 ; RUN: not grep spill %t
anyregcc.ll 438 ; Make sure we don't spill any XMMs/YMMs
zlib-longest-match.ll 21 ; CHECK-NOT: {{Spill|Reload}}
  /external/mesa3d/src/mesa/drivers/dri/i965/
brw_vec4_emit.cpp 820 /* Debug of register spilling: Go spill everything. */
  /external/v8/src/compiler/
code-generator.cc 237 // Safepoint table indices are 0-based from the beginning of the spill
  /external/v8/src/debug/
debug.h 628 // If we stepped out to the embedder, disable flooding to spill stepping
  /external/valgrind/memcheck/tests/
wrap6.c 20 /* to spill is quite difficult, requiring v > 28 or so. */ \
  /packages/apps/Camera2/res/values-nb/
strings.xml 229 <string name="video_control_play" msgid="6895236811408921715">"Spill av videoen"</string>
    [all...]
  /prebuilts/gcc/linux-x86/host/x86_64-w64-mingw32-4.8/lib/gcc/x86_64-w64-mingw32/4.8.3/plugin/include/
cfgloop.h 672 /* The cost for register when we need to spill. */
  /prebuilts/gdb/darwin-x86/lib/python2.7/test/decimaltestdata/
remainderNear.decTest 189 -- with spill...
  /prebuilts/gdb/linux-x86/lib/python2.7/test/decimaltestdata/
remainderNear.decTest 189 -- with spill...

Completed in 1629 milliseconds

<<11121314151617181920>>