/external/llvm/test/MC/ARM/ |
arm-arithmetic-aliases.s | 36 orr r2, r2, #6 label 37 orr r2, #6 label 38 orr r2, r2, r3 label 39 orr r2, r3 label 41 @ CHECK: orr r2, r2, #6 @ encoding: [0x06,0x20,0x82,0xe3] 42 @ CHECK: orr r2, r2, #6 @ encoding: [0x06,0x20,0x82,0xe3] 43 @ CHECK: orr r2, r2, r3 @ encoding: [0x03,0x20,0x82,0xe1] 44 @ CHECK: orr r2, r2, r3 @ encoding: [0x03,0x20,0x82,0xe1]
|
/external/llvm/test/MC/AArch64/ |
arm64-diags.s | 258 orr w0, w0, w0, lsl #32 label 260 ; CHECK-ERRORS: orr w0, w0, w0, lsl #32
|
/external/boringssl/src/crypto/curve25519/asm/ |
x25519-asm-arm.S | 77 orr r6,r6,#64 label [all...] |
/toolchain/binutils/binutils-2.25/gas/testsuite/gas/epiphany/ |
allinsn.s | 1206 orr ip,ip,ip 1207 orr r3,r3,r3 1208 orr r0,r0,r0 1209 orr fp,fp,fp 1210 orr sp,sp,sp 1211 orr lr,r1,sp 1212 orr r3,lr,lr 1213 orr r2,r3,r2 1215 .global orr 1216 orr label [all...] |
/art/compiler/utils/arm/ |
assembler_arm32.cc | 133 void Arm32Assembler::orr(Register rd, Register rn, const ShifterOperand& so, function in class:art::arm::Arm32Assembler 135 EmitType01(cond, so.type(), ORR, set_cc, rn, rd, so); [all...] |
assembler_thumb2.cc | 612 void Thumb2Assembler::orr(Register rd, Register rn, const ShifterOperand& so, function in class:art::arm::Thumb2Assembler 614 EmitDataProcessing(cond, ORR, set_cc, rn, rd, so); [all...] |
/external/v8/src/arm/ |
assembler-arm.cc | 854 // orr dst, dst, #target8_1 << 8 855 // orr dst, dst, #target8_2 << 16 881 // Patch with a sequence of mov/orr/orr instructions. 889 patcher.masm()->orr(dst, dst, Operand(target8_1 << 8)); 894 patcher.masm()->orr(dst, dst, Operand(target8_1 << 8)); 895 patcher.masm()->orr(dst, dst, Operand(target8_2 << 16)); 1506 void Assembler::orr(Register dst, Register src1, const Operand& src2, function in class:v8::internal::Assembler [all...] |
/external/v8/src/arm64/ |
assembler-arm64.cc | 1218 void Assembler::orr(const Register& rd, function in class:v8::internal::Assembler [all...] |
/external/vixl/src/vixl/a64/ |
logic-a64.cc | 1198 LogicVRegister Simulator::orr(VectorFormat vform, function in class:vixl::Simulator 2424 LogicVRegister Simulator::orr(VectorFormat vform, function in class:vixl::Simulator [all...] |