/external/v8/src/mips/ |
macro-assembler-mips.cc | 643 Register reg1, 663 // reg1 - Used to hold the capacity mask of the dictionary. 669 GetNumberHash(reg0, reg1); 672 lw(reg1, FieldMemOperand(elements, SeededNumberDictionary::kCapacityOffset)); 673 sra(reg1, reg1, kSmiTagSize); 674 Subu(reg1, reg1, Operand(1)); 684 and_(reg2, reg2, reg1); 706 lw(reg1, FieldMemOperand(reg2, kDetailsOffset)) [all...] |
macro-assembler-mips.h | 96 Register GetRegisterThatIsNotOneOf(Register reg1, 103 bool AreAliased(Register reg1, Register reg2, Register reg3 = no_reg, 236 void Swap(Register reg1, Register reg2, Register scratch = no_reg); 500 Register reg1, [all...] |
/external/v8/src/mips64/ |
macro-assembler-mips64.cc | 648 Register reg1, 668 // reg1 - Used to hold the capacity mask of the dictionary. 674 GetNumberHash(reg0, reg1); 677 ld(reg1, FieldMemOperand(elements, SeededNumberDictionary::kCapacityOffset)); 678 SmiUntag(reg1, reg1); 679 Dsubu(reg1, reg1, Operand(1)); 689 and_(reg2, reg2, reg1); 711 ld(reg1, FieldMemOperand(reg2, kDetailsOffset)) [all...] |
macro-assembler-mips64.h | 102 Register GetRegisterThatIsNotOneOf(Register reg1, 109 bool AreAliased(Register reg1, Register reg2, Register reg3 = no_reg, 264 void Swap(Register reg1, Register reg2, Register scratch = no_reg); 532 Register reg1, [all...] |
/external/v8/src/arm/ |
macro-assembler-arm.h | 64 Register GetRegisterThatIsNotOneOf(Register reg1, 73 bool AreAliased(Register reg1, 135 void Swap(Register reg1, [all...] |
/art/compiler/utils/mips64/ |
assembler_mips64_test.cc | 287 DriverStr(RepeatFF(&mips64::Mips64Assembler::SqrtS, "sqrt.s ${reg1}, ${reg2}"), "sqrt.s"); 291 DriverStr(RepeatFF(&mips64::Mips64Assembler::SqrtD, "sqrt.d ${reg1}, ${reg2}"), "sqrt.d"); 295 DriverStr(RepeatFF(&mips64::Mips64Assembler::AbsS, "abs.s ${reg1}, ${reg2}"), "abs.s"); 299 DriverStr(RepeatFF(&mips64::Mips64Assembler::AbsD, "abs.d ${reg1}, ${reg2}"), "abs.d"); 303 DriverStr(RepeatFF(&mips64::Mips64Assembler::MovS, "mov.s ${reg1}, ${reg2}"), "mov.s"); 307 DriverStr(RepeatFF(&mips64::Mips64Assembler::MovD, "mov.d ${reg1}, ${reg2}"), "mov.d"); 311 DriverStr(RepeatFF(&mips64::Mips64Assembler::NegS, "neg.s ${reg1}, ${reg2}"), "neg.s"); 315 DriverStr(RepeatFF(&mips64::Mips64Assembler::NegD, "neg.d ${reg1}, ${reg2}"), "neg.d"); 319 DriverStr(RepeatFF(&mips64::Mips64Assembler::RoundLS, "round.l.s ${reg1}, ${reg2}"), "round.l.s"); 323 DriverStr(RepeatFF(&mips64::Mips64Assembler::RoundLD, "round.l.d ${reg1}, ${reg2}"), "round.l.d") [all...] |
/external/v8/src/crankshaft/x87/ |
lithium-codegen-x87.h | 86 void X87LoadForUsage(X87Register reg1, X87Register reg2);
|
/external/v8/src/ppc/ |
macro-assembler-ppc.h | 59 Register GetRegisterThatIsNotOneOf(Register reg1, Register reg2 = no_reg, 67 bool AreAliased(Register reg1, Register reg2, Register reg3 = no_reg, [all...] |
macro-assembler-ppc.cc | [all...] |
/external/vixl/src/vixl/a64/ |
assembler-a64.h | 410 bool AreAliased(const CPURegister& reg1, 423 // arguments. At least one argument (reg1) must be valid (not NoCPUReg). 424 bool AreSameSizeAndType(const CPURegister& reg1, 436 // arguments. At least one argument (reg1) must be valid (not NoVReg). 437 bool AreSameFormat(const VRegister& reg1, 445 // any subsequent arguments. At least one argument (reg1) must be valid 447 bool AreConsecutive(const VRegister& reg1, 456 explicit CPURegList(CPURegister reg1, 460 : list_(reg1.Bit() | reg2.Bit() | reg3.Bit() | reg4.Bit()), 461 size_(reg1.size()), type_(reg1.type()) [all...] |
/external/v8/src/full-codegen/arm64/ |
full-codegen-arm64.cc | 63 void EmitJumpIfEitherNotSmi(Register reg1, Register reg2, Label* target) { 66 __ Orr(temp, reg1, reg2); [all...] |
/external/v8/src/interpreter/ |
bytecodes.cc | 907 bool Register::AreContiguous(Register reg1, Register reg2, Register reg3, 909 if (reg1.index() + 1 != reg2.index()) {
|
/external/v8/test/unittests/interpreter/ |
bytecode-array-builder-unittest.cc | 480 Register reg1(1); 489 CHECK_EQ(builder.RegisterIsParameterOrLocal(reg1), true);
|
/toolchain/binutils/binutils-2.25/gas/config/ |
tc-metag.c | 383 /* Return TRUE if REG1 and REG2 are in paired units. */ 385 is_unit_pair (const metag_reg *reg1, const metag_reg *reg2) 387 if ((reg1->unit == UNIT_A0 && 389 (reg1->unit == UNIT_A1 && 391 (reg1->unit == UNIT_D0 && 393 (reg1->unit == UNIT_D1 && 400 /* Return TRUE if REG1 and REG2 form a register pair. */ 402 is_reg_pair (const metag_reg *reg1, const metag_reg *reg2) 404 if (reg1->unit == UNIT_FX && 406 reg2->no == reg1->no + 1 [all...] |
/art/compiler/optimizing/ |
code_generator_x86_64.h | 145 void Exchange64(CpuRegister reg1, CpuRegister reg2);
|
/art/runtime/arch/mips/ |
quick_entrypoints_mips.S | 603 .macro LOAD_LONG_TO_REG reg1, reg2, next_arg, index, label 604 lw $\reg1, -8($\next_arg) # next_arg points to argument after the current one (offset is 8) 616 .macro LOAD_DOUBLE_TO_REG reg1, reg2, next_arg, index, tmp, label 617 LDu $\reg1, $\reg2, -8, $\next_arg, $\tmp # next_arg points to argument after the current one [all...] |
/external/libvpx/libvpx/third_party/libyuv/include/libyuv/ |
row.h | 457 #define VMEMOPREG(opcode, offset, base, index, scale, reg1, reg2) \ 460 #opcode " (%%r15,%%r14),%%" #reg1 ",%%" #reg2 "\n" \ 485 #define VMEMOPREG(opcode, offset, base, index, scale, reg1, reg2) \ 486 #opcode " " #offset "(%" #base ",%" #index "," #scale "),%%" #reg1 ",%%" \ [all...] |
/external/libyuv/files/include/libyuv/ |
row.h | 514 #define VMEMOPREG(opcode, offset, base, index, scale, reg1, reg2) \ 517 #opcode " (%%r15,%%r14),%%" #reg1 ",%%" #reg2 "\n" \ 542 #define VMEMOPREG(opcode, offset, base, index, scale, reg1, reg2) \ 543 #opcode " " #offset "(%" #base ",%" #index "," #scale "),%%" #reg1 ",%%" \ [all...] |
/external/pcre/dist/sljit/ |
sljitNativeARM_T2_32.c | 63 #define IS_2_LO_REGS(reg1, reg2) \ 64 (reg_map[reg1] <= 7 && reg_map[reg2] <= 7) 65 #define IS_3_LO_REGS(reg1, reg2, reg3) \ 66 (reg_map[reg1] <= 7 && reg_map[reg2] <= 7 && reg_map[reg3] <= 7) [all...] |
/external/v8/src/ia32/ |
assembler-ia32.h | 701 void cmp(Register reg0, Register reg1) { cmp(reg0, Operand(reg1)); } 786 void test(Register reg0, Register reg1) { test(reg0, Operand(reg1)); } [all...] |
/external/v8/src/s390/ |
macro-assembler-s390.h | 66 Register GetRegisterThatIsNotOneOf(Register reg1, Register reg2 = no_reg, 73 bool AreAliased(Register reg1, Register reg2, Register reg3 = no_reg, [all...] |
macro-assembler-s390.cc | [all...] |
/toolchain/binutils/binutils-2.25/opcodes/ |
aarch64-opc.c | 2233 const int reg1 = (first_reg + 1) & 0x1f; local [all...] |
/external/v8/src/full-codegen/mips/ |
full-codegen-mips.cc | [all...] |
/external/v8/src/full-codegen/mips64/ |
full-codegen-mips64.cc | [all...] |